EasyManuals Logo

Cypress EZ-USB FX3 User Manual

Cypress EZ-USB FX3
660 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #162 background imageLoading...
Page #162 background image
EZ-USB FX3 Technical Reference Manual, Document Number: 001-76074 Rev. *F 162
General Programmable Interface II (GPIF II)
Figure 7-51. Synchronous Slave FIFO Read Sequence
7.16.1 Synchronous Slave FIFO Read Sequence Description
The sequence for performing reads from the synchronous Slave FIFO interface is as follows.
1. The FIFO address is stable and SLCS# is asserted.
2. SLOE# is asserted. SLOE# is an output enable that signals FX3 to drive the data bus.
3. SLRD# is asserted.
The FX3 FIFO pointer is updated on the rising edge of the PCLK, while SLRD# is asserted. This action starts the propagation
of data from the newly addressed FIFO to the data bus. After a propagation delay of tCO (measured from the rising edge of
PCLK), the new data value is present. N is the first data value read from the FX3 FIFO. To drive the data bus, SLOE# must
also be asserted.
The same sequence of events applies to a burst read.
Note: For burst mode, SLRD# and SLOE# are left asserted during the entire duration of the read. When SLOE# is asserted,
the data bus is driven with data from the previously addressed FIFO. For each subsequent rising edge of PCLK, while SLRD#
is asserted, the FIFO pointer is incremented, and the next data value is placed on the data bus.
FLAG Usage: FLAG signals are monitored by the external processor for flow control. FLAG signals are FX3 outputs that may
be configured to show empty/full/partial status for a dedicated thread or the current thread being addressed.
PCLK
FIFOADDR
t
CYC
t
CH
t
CL
t
AS
SLCS
SLRD
t
RDS
t
RDH
SLOE
FLAGA
(dedicatedthreadFlagforAn)
(1=NotEmpty0=Empty)
t
OELZ
DQ(DataOut)
High‐Z
Data
driven:D
N
(An)
t
CDH
t
OEZ
t
OEZ
3cyclelatency
fromaddrtodata
t
CO
t
OELZ
An Am
D
N+1
(An) D
N
(Am)
D
N+1
(Am)
D
N+2
(Am)
SLWR(HIGH)
t
AH
FLAGB
(dedicatedthreadFlagforAm)
(1=NotEmpty0=Empty)
2cyclelatencyfrom
SLRDtodata
t
CFLG
t
CFLG
2cyclelatencyfromSLRD
toFLAG

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Cypress EZ-USB FX3 and is the answer not in the manual?

Cypress EZ-USB FX3 Specifications

General IconGeneral
BrandCypress
ModelEZ-USB FX3
CategoryController
LanguageEnglish

Related product manuals