Cypress EZ-USB FX3 User Manual

EZ-USB FX3 Technical Reference Manual, Document Number: 001-76074 Rev. *F 391
DEV_CS
0xE0031400
10.11 USB2 Device Controller Registers
10.11.1 DEV_CS
Device Controller Master Control and Status Register
The hardware automatically retries the USB packet transfer; error recovery is transparent to the firmware. However
(ERR_LIMIT,COUNT) count can be used to check for the USB bus errors—CRC, bit stuff, etc., and it can trigger an interrupt
when the programmed limit is reached.
NAKALL can be used to temporarily NAK all transactions on the bus while modifying the EP configuration registers.
31 NAKALL Set this bit to ‘1’, the hardware will NAK all transfers from the host in all endpoint1-31.
26 SETUP_CLR_BUSY Allow device to ACK SETUP data/status phase packets
25:23 TEST_MODE[2:0] USB Test Mode
000 Normal operation
001 Test_J
010 Test_K
011 Test_SE0_NAK
100 Test_Packet
[USB 2.0, §7.1.20, p 169; §9.4.9, Table 9−7, p 259]
continued on next page
DEV_CS Device Controller Master Control and Status Register 0xE0031400
b31 b30 b29 b28 b27 b26 b25 b24
NAKALL
SETUP_CLR_
BUSY
TEST_MODE[2:1]
R/W R/W1C R/W R/W
R
R/W1S R R
0
000
DEV_CS Device Controller Master Control and Status Register
b23 b22 b21 b20 b19 b18 b17 b16
TEST_MODE[0] DEVICEADDR[6:0]
R/W R/W R/W R/W R/W R/W R/W R/W
R R/W R/W R/W R/W R/W R/W R/W
00000000
DEV_CS Device Controller Master Control and Status Register
b15 b14 b13 b12 b11 b10 b9 b8
COUNT[7:0]
R/W R/W R/W R/W R/W R/W R/W R/W
R/W R/W R/W R/W R/W R/W R/W R/W
00000000
DEV_CS Device Controller Master Control and Status Register
b7 b6 b5 b4 b3 b2 b1 b0
ERR_LIMIT[7:0]
R/W R/W R/W R/W R/W R/W R/W R/W
RRRRRRRR
4
Bit Name Description

Cypress EZ-USB FX3 Specifications

General

Brand	Cypress
Model	EZ-USB FX3
Category	Controller
Language	English