EasyManuals Logo

Cypress EZ-USB FX3 User Manual

Cypress EZ-USB FX3
660 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #544 background imageLoading...
Page #544 background image
EZ-USB FX3 Technical Reference Manual, Document Number: 001-76074 Rev. *F 544
I2C_STATUS
0xE0000404
10.19.2 I2C_STATUS (continued)
27:24 ERROR_CODE Error code, only relevant when ERROR=1. ERROR codes 0 through 7 are relevant for TIMEOUT as
well and are used to pin-point when timeout happened (at pre-amble byte X). ERROR logs only the
FIRST error to occur and will never change value as long as ERROR=1. Values detailed in BROS
0-7 Slave NAKed the corresponding byte in the preamble.
8 Slave NAKed in data phase.
9 Preamble Repeat exited due to NACK or ACK.
10 Preamble repeat-count reached without satisfying NACK.ACK conditions.
11 TX Underflow
12 Write to TX FIFO when FIFO full
13 Read from RX FIFO when FIFO empty
14 RX Overflow
15 No error
8 ERROR An internal error has occurred with cause ERROR_CODE. Must be cleared by software. Sticky
7 LOST_ARBITRATION Master lost arbitration during command. Software is responsible for resetting socket (in DMA_MODE)
and reissuing command. Sticky
6TIMEOUT An I
2
C bus timeout occurred (see I2C_TIMEOUT register). Sticky
5TX_HALF Indicates that the TX FIFO is at least half empty. This bit can be used to create burst-based inter-
rupts. This bit is updated immediately after writes to EGRESS_DATA register. Non sticky.
4 TX_SPACE Indicates space is available in the TX FIFO. This bit is updated immediately after writes to EGRESS_-
DATA register. Non sticky.
3 TX_DONE Indicates no more data is available for transmission. Non sticky.
If DMA_MODE=0 this is defined as TX FIFO empty and shift register empty. If DMA_MODE=1 this is
defined as BYTES_TARNSFERRED=BYTE_COUNT and shift register empty. Note that this field will
only assert after a transmission was started - it's power up state is 0.
2 RX_HALF Indicates that the RX FIFO is at least half full (only relevant when DMA_MODE=0). This bit can be
used to create burst based interrupts. This bit is updated immediately after reads from INGRESS_-
DATA register. Non sticky
1 RX_DATA Indicates data is available in the RX FIFO (only relevant when DMA_MODE=0). This bit is updated
immediately after reads from INGRESS_DATA register. Non sticky
0 RX_DONE Indicates receive operation completed. Non sticky, Does not need software intervention to clear it.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Cypress EZ-USB FX3 and is the answer not in the manual?

Cypress EZ-USB FX3 Specifications

General IconGeneral
BrandCypress
ModelEZ-USB FX3
CategoryController
LanguageEnglish

Related product manuals