EasyManua.ls Logo

Avaya Definity SI - PI-PT (Processor Interface Port)

Avaya Definity SI
2968 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Maintenance Object Repair Procedures
555-233-123
10-1248 Issue 4 May 2002
PI-PT (Processor Interface Port)
PI-PT is the physical port on the TN765 Processor Interface circuit pack. If the
Processor Interface Link (PI LINK) MO raises an alarm that can be correlated to
an on-board port problem, then PI-PT is alarmed. In a system without High or
Critical Reliability, there are no tests that run directly on Processor Interface port.
The PI-LINK MO is responsible for the testing of the TN765 ports along with DCS
links, AUDIX links, ISDN links, etc. Refer to the PI-LINK (Processor Interface Link)
Maintenance documentation for details. In a High or Critical Reliability system,
Processor Interface port is used to test the ports on the Standby Processor
Interface circuit packs. If the test fails, a Major alarm is raised. More importantly, if
a software requested SPE-interchange takes place and an alarm is raised on the
Processor Interface port, then the interchange may abort due to alarm severities.
Error Log Entries and Test to Clear Values
MO Name (in
Alarm Log)
Alarm
Level Initial Command to Run
1
1 Where P is the port network number (1 for PPN only); C is the carrier designation (for example, A or
B for processor complex circuit packs); and S is the address of the slot in the carrier where the circuit
pack is located (for example, 1 or 2 for either the first or second Processor Interface circuit packs).
Full Name of MO
PI-PT MAJOR test interface PCS sh Processor Interface Port
PI-PT WARNING release data-module <ext> Processor Interface Port
Table 10-465. Processor Interface Port PI-PT Error Log Entries
Error
Type
Aux
Data Associated Test
Alarm
Level
On/Off
Board Test to Clear Value
0
1
1 Run the Short Test Sequence first. If all tests pass, run the Long Test Sequence. Refer to the
appropriate test description and follow the recommended procedures.
0 Any Any Any test interface PCS sh r 1
1 Standby PI Port Test
(#404)
MAJOR ON test interface PCS sh
18 0 busyout data-module
<ext>
WARNING OFF release data-module <ext>
123 (a) Any None MAJOR ON test link lnk-no
130 (b) None
257 (a) Any None MAJOR ON test link lnk-no l
Continued on next page

Table of Contents

Related product manuals