EasyManuals Logo

ST STM32F40 Series User Manual

ST STM32F40 Series
1422 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1375 background imageLoading...
Page #1375 background image
Debug support (DBG) RM0090
1375/1422 Doc ID 018909 Rev 4
33 Debug support (DBG)
This section applies to the whole STM32F4xx family, unless otherwise specified.
33.1 Overview
The STM32F4xx are built around a Cortex™-M4F core which contains hardware extensions
for advanced debugging features. The debug extensions allow the core to be stopped either
on a given instruction fetch (breakpoint) or data access (watchpoint). When stopped, the
core’s internal state and the system’s external state may be examined. Once examination is
complete, the core and the system may be restored and program execution resumed.
The debug features are used by the debugger host when connecting to and debugging the
STM32F4xx MCUs.
Two interfaces for debug are available:
Serial wire
JTAG debug port
Figure 425. Block diagram of STM32 MCU and Cortex™-M4F-level debug support
Note: The debug features embedded in the Cortex™-M4F core are a subset of the ARM
CoreSight Design Kit.
e
s
t
r
i
c
t
e
d
D
i
Cortex-M4
core
SWJ-DP
AHB-AP
Bridge
NVIC
DWT
FPB
ITM
TPIU
DCode
interface
System
interface
Internal private
peripheral bus (PPB)
External private
peripheral bus (PPB)
Bus matrix
Data
Trace po r t
DBGMCU
STM32F4xx debug support
Cortex-M4 debug suppo rt
JTMS/
JTDI
JTDO/
NJTRST
JTCK/
SWDIO
SWCLK
TRACESWO
TRACESWO
TRACECK
TRACED[3:0]
MS19908V3

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F40 Series and is the answer not in the manual?

ST STM32F40 Series Specifications

General IconGeneral
BrandST
ModelSTM32F40 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals