EasyManuals Logo

ST STM32F40 Series User Manual

ST STM32F40 Series
1422 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1181 background imageLoading...
Page #1181 background image
USB on-the-go high-speed (OTG_HS) RM0090
1181/1422 Doc ID 018909 Rev 4
Device-mode CSR map
These registers must be programmed every time the core changes to peripheral mode.
OTG_HS_HPRT 0x440
OTG_HS host port control and status register (OTG_HS_HPRT) on
page 1212
OTG_HS_HCCHARx
0x500
0x520
...
0x6E0
OTG_HS host channel-x characteristics register (OTG_HS_HCCHARx)
(x = 0..11, where x = Channel_number) on page 1214
OTG_HS_HCSPLTx 0x504
OTG_HS host channel-x split control register (OTG_HS_HCSPLTx)
(x = 0..11, where x = Channel_number) on page 1216
OTG_HS_HCINTx 0x508
OTG_HS host channel-x interrupt register (OTG_HS_HCINTx) (x = 0..11,
where x = Channel_number) on page 1217
OTG_HS_HCINTMSKx 0x50C
OTG_HS host channel-x interrupt mask register (OTG_HS_HCINTMSKx)
(x = 0..11, where x = Channel_number) on page 1218
OTG_HS_HCTSIZx 0x510
OTG_HS host channel-x transfer size register (OTG_HS_HCTSIZx)
(x = 0..11, where x = Channel_number) on page 1219
OTG_HS_HCDMAx 0x514
OTG_HS host channel-x DMA address register (OTG_HS_HCDMAx)
(x = 0..11, where x = Channel_number) on page 1220
Table 179. Host-mode control and status registers (CSRs) (continued)
Acronym
Offset
address
Register name
Table 180. Device-mode control and status registers
Acronym
Offset
address
Register name
OTG_HS_DCFG 0x800
OTG_HS device configuration register (OTG_HS_DCFG) on
page 1220
OTG_HS_DCTL 0x804 OTG_HS device control register (OTG_HS_DCTL) on page 1222
OTG_HS_DSTS 0x808 OTG_HS device status register (OTG_HS_DSTS) on page 1224
OTG_HS_DIEPMSK 0x810
OTG_HS device IN endpoint common interrupt mask register
(OTG_HS_DIEPMSK) on page 1225
OTG_HS_DOEPMSK 0x814
OTG_HS device OUT endpoint common interrupt mask register
(OTG_HS_DOEPMSK) on page 1226
OTG_HS_DAINT 0x818
OTG_HS device all endpoints interrupt register (OTG_HS_DAINT)
on page 1227
OTG_HS_DAINTMSK 0x81C
OTG_HS all endpoints interrupt mask register
(OTG_HS_DAINTMSK) on page 1227
OTG_HS_DVBUSDIS 0x828
OTG_HS device VBUS discharge time register
(OTG_HS_DVBUSDIS) on page 1228
OTG_HS_DVBUSPULSE 0x82C
OTG_HS device VBUS pulsing time register
(OTG_HS_DVBUSPULSE) on page 1228

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F40 Series and is the answer not in the manual?

ST STM32F40 Series Specifications

General IconGeneral
BrandST
ModelSTM32F40 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals