EasyManua.ls Logo

Freescale Semiconductor MPC5604B - External Signal Description

Default Icon
934 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MPC5604B/C Microcontroller Reference Manual, Rev. 8
136 Freescale Semiconductor
8.2 External Signal Description
The MC_ME has no connections to any external pins.
8.3 Memory Map and Register Definition
The MC_ME contains registers for:
mode selection and status reporting
mode configuration
mode transition interrupts status and mask control
scalable number of peripheral sub-mode selection and status reporting
SAFE This is a chip-wide service mode which may be entered on
the detection of a recoverable error. It forces the system
into a pre-defined safe configuration from which the system
may try to recover.
hardware failure,
software request
from DRUN, TEST,
and RUN0…3
system reset
assertion, DRUN
via software
TEST This is a chip-wide service mode which is intended to
provide a control environment for device self-test. It may
enable the application to run its own self-test like flash
checksum, memory BIST etc.
software request
from DRUN
system reset
assertion, DRUN
via software
RUN0…3 These are software running modes where most processing
activity is done. These various run modes allow to enable
different clock & power configurations of the system with
respect to each other.
software request
from DRUN,
interrupt event
from HALT,
interrupt or wakeup
event from STOP
system reset
assertion, SAFE
via software or
hardware failure,
other RUN0…3
modes, HALT,
STOP, STANDBY
via software
HALT This is a reduced-activity low-power mode during which the
clock to the core is disabled. It can be configured to switch
off analog peripherals like PLL, flash, main regulator etc. for
efficient power management at the cost of higher wakeup
latency.
software request
from RUN0…3
system reset
assertion, SAFE
on hardware
failure, RUN0…3
on interrupt event
STOP This is an advanced low-power mode during which the
clock to the core is disabled. It may be configured to switch
off most of the peripherals including oscillator for efficient
power management at the cost of higher wakeup latency.
software request
from RUN0…3
system reset
assertion, SAFE
on hardware
failure, RUN0…3
on interrupt event
or wakeup event
STANDBY This is a reduced-leakage low-power mode during which
power supply is cut off from most of the device. Wakeup
from this mode takes a relatively long time, and content is
lost or must be restored from backup.
software request
from RUN0…3,
DRUN modes
system reset
assertion, DRUN
on wakeup event
Table 8-1. MC_ME Mode Descriptions (continued)
Name Description Entry Exit

Table of Contents

Other manuals for Freescale Semiconductor MPC5604B

Related product manuals