EasyManuals Logo

Intel ARCHITECTURE IA-32 User Manual

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #191 background imageLoading...
Page #191 background image
Coding for SIMD Architectures 3
3-11
specific optimizations. Where appropriate, the coach displays
pseudo-code to suggest the use of highly optimized intrinsics and
functions in the Intel
®
Performance Library Suite. Because VTune
analyzer is designed specifically for all of the Intel architecture
(IA)-based processors, including the Pentium 4 processor, it can offer
these detailed approaches to working with IA. See “Code Optimization
Options” in Appendix A for more details and example of a code coach
advice.
Determine If Code Benefits by Conversion to SIMD Execution
Identifying code that benefits by using SIMD technologies can be
time-consuming and difficult. Likely candidates for conversion are
applications that are highly computation intensive, such as the
following:
speech compression algorithms and filters
speech recognition algorithms
video display and capture routines
rendering routines
3D graphics (geometry)
image and video processing algorithms
spatial (3D) audio
physical modeling (graphics, CAD)
workstation applications
encryption algorithms
complex arithmetics
Generally, good candidate code is code that contains small-sized
repetitive loops that operate on sequential arrays of integers of 8, 16 or
32 bits, single-precision 32-bit floating-point data, double precision
64-bit floating-point data (integer and floating-point data items should
be sequential in memory). The repetitiveness of these loops incurs

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel ARCHITECTURE IA-32 and is the answer not in the manual?

Intel ARCHITECTURE IA-32 Specifications

General IconGeneral
Instruction Setx86
Instruction Set TypeCISC
Memory SegmentationSupported
Operating ModesReal mode, Protected mode, Virtual 8086 mode
Max Physical Address Size36 bits (with PAE)
Max Virtual Address Size32 bits
ArchitectureIA-32 (Intel Architecture 32-bit)
Addressable Memory4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers8 x 80-bit
MMX Registers8 x 64-bit
SSE Registers8 x 128-bit
RegistersGeneral-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point UnitYes (x87)

Related product manuals