EasyManuals Logo

Intel ARCHITECTURE IA-32 User Manual

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #348 background imageLoading...
Page #348 background image
IA-32 Intel® Architecture Optimization
7-2
cores but shared by two logical processors in the same core if
Hyper-Threading Technology is enabled. This chapter covers guidelines
that apply to either situations.
This chapter covers
Performance characteristics and usage models,
Programming models for multithreaded applications,
Software optimization techniques in five specific areas.
Performance and Usage Models
The performance gains of using multiple processors, multi-core
processors or Hyper-Threading Technology are greatly affected by the
usage model and the amount of parallelism in the control flow of the
workload. Two common usage models are:
multithreaded applications
multitasking using single-threaded applications
Multithreading
When an application employs multi-threading to exploit task-level
parallelism in a workload, the control flow of the multi-threaded
software can be divided into two parts: parallel tasks and sequential
tasks.
Amdahl’s law describes an application’s performance gain as it relates
to the degree of parallelism in the control flow. It is a useful guide for
selecting the code modules, functions, or instruction sequences that are
most likely to realize the most gains from transforming sequential tasks
and control flows into parallel code to take advantage multi-threading
hardware support.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel ARCHITECTURE IA-32 and is the answer not in the manual?

Intel ARCHITECTURE IA-32 Specifications

General IconGeneral
Instruction Setx86
Instruction Set TypeCISC
Memory SegmentationSupported
Operating ModesReal mode, Protected mode, Virtual 8086 mode
Max Physical Address Size36 bits (with PAE)
Max Virtual Address Size32 bits
ArchitectureIA-32 (Intel Architecture 32-bit)
Addressable Memory4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers8 x 80-bit
MMX Registers8 x 64-bit
SSE Registers8 x 128-bit
RegistersGeneral-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point UnitYes (x87)

Related product manuals