EasyManuals Logo

Intel ARCHITECTURE IA-32 User Manual

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #81 background imageLoading...
Page #81 background image
General Optimization Guidelines 2
2-9
Performance Tools
Intel offers several tools that can facilitate optimizing your application’s
performance.
Intel
®
C++ Compiler
Use the Intel C++ Compiler following the recommendations described
here. The Intel Compilers advanced optimization features provide good
performance without the need to hand-tune assembly code. However,
the following features may enhance performance even further:
Inlined assembly
Intrinsics, which have a one-to-one correspondence with assembly
language instructions but allow the compiler to perform register
allocation and instruction scheduling. Refer to the “Intel C++
Intrinsics Reference” section of the Intel® C++ Compiler Users
Guide.
C++ class libraries. Refer to the “Intel C++ Class Libraries for
SIMD Operations Reference” section of the Intel® C++ Compiler
Users Guide.
Vectorization in conjunction with compiler directives (pragmas).
Refer to the “Compiler Vectorization Support and Guidelines”
section of the Intel® C++ Compiler Users Guide.
The Intel C++ Compiler can generate an executable which uses features
such as Streaming SIMD Extensions 2. The executable will maximize
performance on the current generation of IA-32 processor family (for
example, a Pentium 4 processor) and still execute correctly on older
processors. Refer to the “Processor Dispatch Support” section in the
Intel® C++ Compiler Users Guide.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel ARCHITECTURE IA-32 and is the answer not in the manual?

Intel ARCHITECTURE IA-32 Specifications

General IconGeneral
Instruction Setx86
Instruction Set TypeCISC
Memory SegmentationSupported
Operating ModesReal mode, Protected mode, Virtual 8086 mode
Max Physical Address Size36 bits (with PAE)
Max Virtual Address Size32 bits
ArchitectureIA-32 (Intel Architecture 32-bit)
Addressable Memory4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers8 x 80-bit
MMX Registers8 x 64-bit
SSE Registers8 x 128-bit
RegistersGeneral-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point UnitYes (x87)

Related product manuals