Intel ARCHITECTURE IA-32 User Manual

Power Optimization for Mobile Usages 9
9-15
Eventually, if the interval is large enough, the processor will be able to
enter deeper sleep and save a considerable amount of power. The
following guidelines can help applications take advantage of Intel®
Enhanced Deeper Sleep:
• Avoid setting higher interrupt rates. Shorter periods between
interrupts may keep OSs from entering lower power states. This is
because transition to/from a deep C-state consumes power, in
addition to a latency penalty. In some cases, the overhead may
outweigh power savings.
• Avoid polling hardware. In a ACPI C3 type state, the processor may
stop snooping and each bus activity (including DMA and bus
mastering) requires moving the processor to a lower-numbered
C-state type. The lower-numbered state type is usually C2, but may
even be C0. The situation is significantly improved in the Intel Core
Solo processor (compared to previous generations of the Pentium M
processors), but polling will likely prevent the processor from
entering into highest-numbered, processor-specific C-state.
Multi-Core Considerations
Multi-core processors deserves some special considerations when
planning power savings. The dual-core architecture in Intel Core Duo
processor provides additional potential for power savings for
multi-threaded applications.
Enhanced Intel SpeedStep
®
Technology
Using domain-composition, a single-threaded application can be
transformed to take advantage of multi-core processors. A
transformation into two domain threads means that each thread will
execute roughly half of the original number of instructions. Dual core
architecture enables running two threads simultaneously, each thread
using dedicated resources in the processor core. In an application that is
targeted for the mobile usages, this instruction count reduction for each

Intel ARCHITECTURE IA-32 Specifications

General

Instruction Set	x86
Instruction Set Type	CISC
Memory Segmentation	Supported
Operating Modes	Real mode, Protected mode, Virtual 8086 mode
Max Physical Address Size	36 bits (with PAE)
Max Virtual Address Size	32 bits
Architecture	IA-32 (Intel Architecture 32-bit)
Addressable Memory	4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers	8 x 80-bit
MMX Registers	8 x 64-bit
SSE Registers	8 x 128-bit
Registers	General-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point Unit	Yes (x87)