EasyManuals Logo

Intel ARCHITECTURE IA-32 User Manual

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #73 background imageLoading...
Page #73 background image
2-1
2
General Optimization
Guidelines
This chapter discusses general optimization techniques that can improve
the performance of applications running on the Intel Pentium 4, Intel
Xeon, Pentium M processors, as well as on dual-core processors. These
techniques take advantage of the microarchitectural features of the
generation of IA-32 processor family described in Chapter 1.
Optimization guidelines for 64-bit mode applications are discussed in
Chapter 8. Additional optimization guidelines applicable to dual-core
processors and Hyper-Threading Technology are discussed in Chapter 7.
This chapter explains the optimization techniques both for those who
use the Intel
®
C++ or Fortran Compiler and for those who use other
compilers. The Intel
®
compiler, which generates code specifically tuned
for IA-32 processor family, provides the most of the optimization. For
those not using the Intel C++ or Fortran Compiler, the assembly code
tuning optimizations may be useful. The explanations are supported by
coding examples.
Tuning to Achieve Optimum Performance
The most important factors in achieving optimum processor
performance are:
good branch prediction
avoiding memory access stalls
good floating-point performance
instruction selection, including use of SIMD instructions
instruction scheduling (to maximize trace cache bandwidth)
vectorization

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel ARCHITECTURE IA-32 and is the answer not in the manual?

Intel ARCHITECTURE IA-32 Specifications

General IconGeneral
Instruction Setx86
Instruction Set TypeCISC
Memory SegmentationSupported
Operating ModesReal mode, Protected mode, Virtual 8086 mode
Max Physical Address Size36 bits (with PAE)
Max Virtual Address Size32 bits
ArchitectureIA-32 (Intel Architecture 32-bit)
Addressable Memory4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers8 x 80-bit
MMX Registers8 x 64-bit
SSE Registers8 x 128-bit
RegistersGeneral-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point UnitYes (x87)

Related product manuals