EasyManuals Logo

Intel ARCHITECTURE IA-32 User Manual

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #241 background imageLoading...
Page #241 background image
Optimizing for SIMD Integer Applications 4
4-21
Data Movement
There are two additional instructions to enable data movement from the
64-bit SIMD integer registers to the 128-bit SIMD registers.
The
movq2dq instruction moves the 64-bit integer data from an MMX
register (source) to a 128-bit destination register. The high-order 64 bits
of the destination register are zeroed-out.
The
movdq2q instruction moves the low-order 64-bits of integer data
from a 128-bit source register to an MMX register (destination).
Conversion Instructions
New instructions have been added to support 4-wide conversion of
single-precision data to/from double-word integer data. Also,
conversions between double-precision data and double-word integer
data have been added.
Generating Constants
The SIMD integer instruction sets do not have instructions that will load
immediate constants to the SIMD registers. The following code
segments generate frequently used constants in the SIMD register. Of
course, you can also put constants as local variables in memory, but
when doing so be sure to duplicate the values in memory and load the
values with a
movq, movdqa, or movdqu instructions, see Example 4-15.
Example 4-15 Generating Constants
pxor MM0, MM0 ; generate a zero register in MM0
pcmpeq MM1, MM1 ; Generate all 1's in register MM1,
; which is -1 in each of the packed
; data type fields
continued

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel ARCHITECTURE IA-32 and is the answer not in the manual?

Intel ARCHITECTURE IA-32 Specifications

General IconGeneral
Instruction Setx86
Instruction Set TypeCISC
Memory SegmentationSupported
Operating ModesReal mode, Protected mode, Virtual 8086 mode
Max Physical Address Size36 bits (with PAE)
Max Virtual Address Size32 bits
ArchitectureIA-32 (Intel Architecture 32-bit)
Addressable Memory4 GB (with Physical Address Extension up to 64 GB)
Floating Point Registers8 x 80-bit
MMX Registers8 x 64-bit
SSE Registers8 x 128-bit
RegistersGeneral-purpose registers (EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP), Segment registers (CS, DS, SS, ES, FS, GS), Instruction pointer (EIP), Flags register (EFLAGS)
Floating Point UnitYes (x87)

Related product manuals