EasyManua.ls Logo

Intel ARCHITECTURE IA-32 - Table B-4 Metrics that Utilize the Execution Tagging Mechanism

Intel ARCHITECTURE IA-32
568 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Using Performance Monitoring Events B
B-49
Table B-4 Metrics That Utilize the Execution Tagging Mechanism
Execution Metric Tags Upstream ESCR
Tag Value in
Upstream
ESCR
See Event Mask
Parameter for
Execution_
event
Packed_SP_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of packed_SP_uop.
1 NBOGUS0
Scalar_SP_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of scalar_SP_uop.
1 NBOGUS0
Scalar_DP_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of scalar_DP_uop.
1 NBOGUS0
128_bit_MMX_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of 128_bit_MMX_uop.
1 NBOGUS0
64_bit_MMX_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of 64_bit_MMX_uop.
1 NBOGUS0
X87_FP_retired Set the ALL bit in the
event mask and the
TagUop bit in the ESCR
of x87_FP_uop.
1 NBOGUS0

Table of Contents

Related product manuals