EasyManuals Logo

ST STM32F412 User Manual

ST STM32F412
1163 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1123 background imageLoading...
Page #1123 background image
RM0402 Rev 6 1123/1163
RM0402 Debug support (DBG)
1153
30 Debug support (DBG)
30.1 Overview
The STM32F412xx is built around a Cortex
®
-M4 with FPU core which contains hardware
extensions for advanced debugging features. The debug extensions allow the core to be
stopped either on a given instruction fetch (breakpoint) or data access (watchpoint). When
stopped, the core’s internal state and the system’s external state may be examined. Once
examination is complete, the core and the system may be restored and program execution
resumed.
The debug features are used by the debugger host when connecting to and debugging the
STM32F412xx MCUs.
Two interfaces for debug are available:
Serial wire
JTAG debug port
Figure 359. Block diagram of STM32 MCU and Cortex
®
-M4 with FPU-level
debug support
Note: The debug features embedded in the Cortex
®
-M4 with FPU core are a subset of the Arm
®
CoreSight Design Kit.
e
s
t
r
i
c
t
e
d
D
i
Cortex-M4
core
SWJ-DP
AHB-AP
Bridge
NVIC
DWT
FPB
ITM
TPIU
DCode
interface
System
interface
Internal private
peripheral bus (PPB)
External private
peripheral bus (PPB)
Bus matrix
Data
Trac e po r t
DBGMCU
STM32F4xx debug support
Cortex-M4 debug s uppo rt
JTMS/
JTDI
JTDO/
NJTRST
JTCK/
SWDIO
SWCLK
TRACESWO
TRACESWO
TRACECK
TRACED[3:0]
MS19908V3

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F412 and is the answer not in the manual?

ST STM32F412 Specifications

General IconGeneral
BrandST
ModelSTM32F412
CategoryMicrocontrollers
LanguageEnglish

Related product manuals