EasyManua.ls Logo

ST STM32F412 - Figure 81. Counter Timing Diagram, Internal Clock Divided by 2; Figure 82. Counter Timing Diagram, Internal Clock Divided by 4; Figure 83. Counter Timing Diagram, Internal Clock Divided by N

ST STM32F412
1163 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Advanced-control timers (TIM1&TIM8) RM0402
418/1163 RM0402 Rev 6
Figure 81. Counter timing diagram, internal clock divided by 2
Figure 82. Counter timing diagram, internal clock divided by 4
Figure 83. Counter timing diagram, internal clock divided by N
MS31079V3
CK_PSC
CNT_EN
Timerclock = CK_CNT
Counter register
Update event (UEV)
Counter overflow
Update interrupt flag (UIF)
0034 0035 0036 0000 0001 0002 0003
MS31080V3
CK_PSC
CNT_EN
Timerclock = CK_CNT
Counter register
Update event (UEV)
Counter overflow
Update interrupt flag (UIF)
0000
00010035 0036
MS31081V3
CK_PSC
Timerclock = CK_CNT
Counter register
Update event (UEV)
Counter overflow
Update interrupt flag (UIF)
001F 20

Table of Contents

Related product manuals