Schweitzer Engineering Laboratories SEL-751 - Page 8

vi
SEL-751 Relay Instruction Manual Date Code 20170927
List of Tables
Table 4.25 Overcurrent Elements Controlled by Level Direction Settings DIR1 Through DIR4
(Corresponding Overcurrent Element Figure Numbers in Parentheses) .......................... 4.56
Table 4.26 Effect of Settings VSCONN and DELTA_Y on Petersen Coil Directional Elements ......... 4.76
Table 4.27 Load-Encroachment Settings ............................................................................................... 4.78
Table 4.28 High-Impedance Fault (HIF) Detection Settings ................................................................. 4.84
Table 4.29 HIF Relay Word Bits............................................................................................................ 4.85
Table 4.30 Second-Harmonic Blocking Settings ................................................................................... 4.87
Table 4.31 RTD Settings ........................................................................................................................ 4.89
Table 4.32 RTD Resistance Versus Temperature ................................................................................... 4.90
Table 4.33 IEC Thermal Element Settings............................................................................................. 4.96
Table 4.34 Undervoltage Function......................................................................................................... 4.97
Table 4.35 Overvoltage Function........................................................................................................... 4.98
Table 4.36 Operating Quantities for the 27I Element .......................................................................... 4.101
Table 4.37 Inverse-Time Undervoltage Settings .................................................................................. 4.102
Table 4.38 Specification Of Inverse-Time Undervoltage Protection Element..................................... 4.102
Table 4.39 Operating Quantities for the 59I Element .......................................................................... 4.103
Table 4.40 Inverse-Time Overvoltage Settings .................................................................................... 4.104
Table 4.41 Specification of Inverse-Time Overvoltage Protection Element........................................ 4.105
Table 4.42 Synchronism-Check Settings .............................................................................................4.108
Table 4.43 Voltages When Setting SINGLEV := Y............................................................................. 4.115
Table 4.44 Power Element Settings...................................................................................................... 4.115
Table 4.45 Power Factor Settings......................................................................................................... 4.117
Table 4.46 Loss-of-Potential (LOP) Setting......................................................................................... 4.119
Table 4.47 Vector Shift Element Settings ............................................................................................ 4.123
Table 4.48 Frequency Settings ............................................................................................................. 4.123
Table 4.49 Rate-of-Change-of-Frequency Settings.............................................................................. 4.124
Table 4.50 Time Window Versus 81RnTP Setting............................................................................... 4.125
Table 4.51 Fast Rate-of-Change-of-Frequency Settings...................................................................... 4.127
Table 4.52 Trip/Close Logic Settings................................................................................................... 4.129
Table 4.53 Relay Word Bit and Front-Panel Correspondence to Reclosing Relay States ................... 4.139
Table 4.54 Reclosing Control Settings................................................................................................. 4.141
Table 4.55 Shot Counter Correspondence to Relay Word Bits and Open Interval Times ................... 4.144
Table 4.56 Open Interval Time Example Settings ............................................................................... 4.148
Table 4.57 Demand Meter Settings...................................................................................................... 4.154
Table 4.58 Enable Settings................................................................................................................... 4.158
Table 4.59 Latch Bits Equation Settings.............................................................................................. 4.159
Table 4.60 SEL
OGIC Control Equation Operators (Listed in Operator Precedence) ........................... 4.162
Table 4.61 Other SEL
OGIC Control Equation Operators/Values.......................................................... 4.165
Table 4.62 SEL
OGIC Variable Settings................................................................................................. 4.165
Table 4.63 Counter Input/Output Description...................................................................................... 4.166
Table 4.64 Order of Precedence of the Control Inputs......................................................................... 4.167
Table 4.65 Control Output Equations and Contact Behavior Settings................................................. 4.168
Table 4.66 General Global Settings ..................................................................................................... 4.169
Table 4.67 Event Messenger Settings .................................................................................................. 4.170
Table 4.68 Setting Group Selection ..................................................................................................... 4.171
Table 4.69 LEA Ratio and Phase Correction Settings for Phase Voltages........................................... 4.171
Table 4.70 LEA Ratio and Phase Correction Settings for Synchronism-Check Voltage..................... 4.172
Table 4.71 Time and Date Management Settings ................................................................................ 4.172
Table 4.72 Breaker Failure Setting....................................................................................................... 4.174
Table 4.73 Arc-Flash Overcurrent Settings.......................................................................................... 4.176
Table 4.74 Arc-Flash Time-Overlight Settings .................................................................................... 4.177
Table 4.75 Typical Ambient Illumination Light Levels....................................................................... 4.179
Table 4.76 Summary of Steps .............................................................................................................. 4.181
Table 4.77 Analog Input Card Settings in Slot 3 ................................................................................. 4.183
Table 4.78 Analog Output Card Settings in Slot 3............................................................................... 4.184
Table 4.79 Slot C Input Debounce Settings .........................................................................................4.187
Table 4.80 Data Reset Settings............................................................................................................. 4.187