EasyManuals Logo

ARM Cortex-M3 User Manual

ARM Cortex-M3
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #165 background imageLoading...
Page #165 background image
Nested Vectored Interrupt Controller
ARM DDI 0337G Copyright © 2005-2008 ARM Limited. All rights reserved. 8-15
Unrestricted Access Non-Confidential
Interrupt Set-Pending Register
Use the Interrupt Set-Pending Register to:
force interrupts into the pending state
determine which interrupts are currently pending.
Each bit in the register corresponds to one of the 32 interrupts. Setting an Interrupt
Set-Pending Register bit pends the corresponding interrupt.
Clear an Interrupt Set-Pending Register bit by writing a 1 to the corresponding bit in the
Interrupt Clear-Pending Register (see Interrupt Clear-Pending Register). Clearing the
Interrupt Set-Pending Register bit puts the interrupt into the non-pended state.
Note
Writing to the Interrupt Set-Pending Register has no affect on an interrupt that is already
pending or is disabled.
The register address, access type, and Reset state are:
Address
0xE000E200
-
0xE000E21C
Access Read/write
Reset state
0x00000000
Table 8-10 describes the field of the Interrupt Set-Pending Register.
Interrupt Clear-Pending Register
Use the Interrupt Clear-Pending Register to:
clear pending interrupts
determine which interrupts are currently pending.
Each bit in the register corresponds to one of the 32 interrupts. Setting an Interrupt
Clear-Pending Register bit puts the corresponding pending interrupt in the inactive
state.
Table 8-10 Interrupt Set-Pending Register bit assignments
Bits Field Function
[31:0] SETPEND Interrupt set-pending bits:
1 = pend the corresponding interrupt
0 = corresponding interrupt not pending.
Writing 0 to a SETPEND bit has no effect. Reading the bit returns its current state.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-M3 and is the answer not in the manual?

ARM Cortex-M3 Specifications

General IconGeneral
ArchitectureARMv7-M
Instruction SetThumb-2
Pipeline Stages3-stage
InterruptsNested Vectored Interrupt Controller (NVIC)
Interrupt ControllerNested Vectored Interrupt Controller (NVIC)
Memory Protection UnitOptional
Power ConsumptionVaries by implementation
Max Clock SpeedUp to 100 MHz
DebuggingJTAG and Serial Wire Debug (SWD)
Operating Voltage1.8V to 3.6V
Manufacturing ProcessVaries by implementation
Core Type32-bit

Related product manuals