EasyManuals Logo

ARM Cortex-M3 User Manual

ARM Cortex-M3
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #91 background imageLoading...
Page #91 background image
Memory Map
ARM DDI 0337G Copyright © 2005-2008 ARM Limited. All rights reserved. 4-3
Unrestricted Access Non-Confidential
Table 4-1 shows the processor interfaces that are addressed by the different memory
map regions
Table 4-1 Memory interfaces
Memory Map Interface
Code Instruction fetches are performed over the ICode bus. Data accesses are performed over the
DCode bus.
SRAM Instruction fetches and data accesses are performed over the system bus.
SRAM_bitband Alias region. Data accesses are aliases. Instruction accesses are not aliases.
Peripheral Instruction fetches and data accesses are performed over the system bus.
Periph_bitband Alias region. Data accesses are aliases. Instruction accesses are not aliases.
External RAM Instruction fetches and data accesses are performed over the system bus.
External Device Instruction fetches and data accesses are performed over the system bus.
Private Peripheral Bus Accesses to:
Instrumentation Trace Macrocell (ITM)
Nested Vectored Interrupt Controller (NVIC)
Flashpatch and Breakpoint (FPB)
Data Watchpoint and Trace (DWT)
Memory Protection Unit (MPU)
are performed to the processor internal Private Peripheral Bus (PPB).
Accesses to:
Trace Point Interface Unit (TPIU)
Embedded Trace Macrocell (ETM)
System areas of the PPB memory map
are performed over the external PPB interface.
This memory region is Execute Never (XN), and so instruction fetches are prohibited. An MPU,
if present, cannot change this.
System System segment for vendor system peripherals. This memory region is XN, and so instruction
fetches are prohibited. An MPU, if present, cannot change this.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-M3 and is the answer not in the manual?

ARM Cortex-M3 Specifications

General IconGeneral
ArchitectureARMv7-M
Instruction SetThumb-2
Pipeline Stages3-stage
InterruptsNested Vectored Interrupt Controller (NVIC)
Interrupt ControllerNested Vectored Interrupt Controller (NVIC)
Memory Protection UnitOptional
Power ConsumptionVaries by implementation
Max Clock SpeedUp to 100 MHz
DebuggingJTAG and Serial Wire Debug (SWD)
Operating Voltage1.8V to 3.6V
Manufacturing ProcessVaries by implementation
Core Type32-bit

Related product manuals