EasyManuals Logo

ARM Cortex-M3 User Manual

ARM Cortex-M3
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #182 background imageLoading...
Page #182 background image
Nested Vectored Interrupt Controller
8-32 Copyright © 2005-2008 ARM Limited. All rights reserved. ARM DDI 0337G
Non-Confidential
Unrestricted Access
Configurable Fault Status Registers
Use the three Configurable Fault Status Registers to obtain information about local
faults. These registers include:
Memory Manage Fault Status Register
Bus Fault Status Register on page 8-34
Usage Fault Status Register on page 8-35.
The flags in these registers indicate the causes of local faults. Multiple flags can be set
if more than one fault occurs. These register are read/write-clear. This means that they
can be read normally, but writing a 1 to any bit clears that bit.
The register addresses, access types, and Reset states are:
Address
0xE000ED28
Memory Manage Fault Status Register
0xE000ED29
Bus Fault Status Register
0xE000ED2A
Usage Fault Status Register
Access Read/write-one-to-clear
Reset state
0x00000000
Figure 8-16 shows the bit assignments of the Configurable Fault Status Registers.
Figure 8-16 Configurable Fault Status Registers bit assignments
Note
Accesses to each individual status register must be aligned to the appropriate address
and size. Either the whole 32-bit word is accessed using address
0xE000ED28
or the BFSR
and MFSR are accessed as a byte size each correctly aligned or the UFSR is accessed
as a half-word correctly aligned to address
0xE000ED2A
.
Memory Manage Fault Status Register
The flags in the Memory Manage Fault Status Register indicate the cause of memory
access faults.
The register address, access type, and Reset state are:
Address
0xE000ED28
Access Read/write-one-to-clear
Reset state
0x00000000
31 16 15 8 7 0
Bus Fault Status
Register
Usage Fault Status
Register
Memory Manage
Fault Status Register

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-M3 and is the answer not in the manual?

ARM Cortex-M3 Specifications

General IconGeneral
ArchitectureARMv7-M
Instruction SetThumb-2
Pipeline Stages3-stage
InterruptsNested Vectored Interrupt Controller (NVIC)
Interrupt ControllerNested Vectored Interrupt Controller (NVIC)
Memory Protection UnitOptional
Power ConsumptionVaries by implementation
Max Clock SpeedUp to 100 MHz
DebuggingJTAG and Serial Wire Debug (SWD)
Operating Voltage1.8V to 3.6V
Manufacturing ProcessVaries by implementation
Core Type32-bit

Related product manuals