EasyManuals Logo

ARM Cortex-M3 User Manual

ARM Cortex-M3
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #124 background imageLoading...
Page #124 background image
Exceptions
5-28 Copyright © 2005-2008 ARM Limited. All rights reserved. ARM DDI 0337G
Non-Confidential
Unrestricted Access
Table 5-10 lists the local faults.
Table 5-10 Faults
Fault Bit name Handler Notes Trap enable bit
Reset Reset cause Reset Any form of reset. RESETVCATCH
Vector Read error VECTTBL HardFault Bus error returned when reading
the vector table entry.
INTERR
uCode stack push error STKERR BusFault Failure when saving context using
hardware - bus error returned.
INTERR
uCode stack push error MSTKERR MemManage Failure when saving context using
hardware - MPU access violation.
INTERR
uCode stack pop error UNSTKERR BusFault Failure when restoring context
using hardware - bus error
returned.
INTERR
uCode stack pop error MUNSKERR MemManage Failure when restoring context
using hardware - MPU access
violation.
INTERR
Escalated to Hard Fault FORCED HardFault Fault occurred and handler is equal
or higher priority than current,
including fault within fault when
priority does not enable, or
Configurable fault disabled.
Includes SVC, BKPT and other
kinds of faults.
HARDERR
MPU mismatch DACCVIOL MemManage Violation or fault on MPU as a
result of data access.
MMERR
MPU mismatch IACCVIOL MemManage Violation or fault on MPU as a
result of instruction address.
MMERR
Pre-fetch error IBUSERR BusFault Bus error returned because of
instruction fetch. Faults only if
makes it to execute. Branch
shadow can fault and be ignored.
BUSERR
Precise data bus error PRECISERR BusFault Bus error returned because of data
access, and was precise, points to
instruction.
BUSERR

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-M3 and is the answer not in the manual?

ARM Cortex-M3 Specifications

General IconGeneral
ArchitectureARMv7-M
Instruction SetThumb-2
Pipeline Stages3-stage
InterruptsNested Vectored Interrupt Controller (NVIC)
Interrupt ControllerNested Vectored Interrupt Controller (NVIC)
Memory Protection UnitOptional
Power ConsumptionVaries by implementation
Max Clock SpeedUp to 100 MHz
DebuggingJTAG and Serial Wire Debug (SWD)
Operating Voltage1.8V to 3.6V
Manufacturing ProcessVaries by implementation
Core Type32-bit

Related product manuals