EasyManuals Logo

ARM Cortex-M3 User Manual

ARM Cortex-M3
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #259 background imageLoading...
Page #259 background image
System Debug
ARM DDI 0337G Copyright © 2005-2008 ARM Limited. All rights reserved. 11-31
Unrestricted Access Non-Confidential
Note
ITM registers are fully accessible in privileged mode. In user mode, all registers can be
read, but only the Stimulus Registers and Trace Enable Registers can be written, and
only when the corresponding Trace Privilege Register bit is set. Invalid user mode
writes to the ITM registers are discarded.
Trace Control Register Read/write
0xE0000E80 0x00000000
See ITM Trace Control Register on
page 11-34
Integration Write Write-only
0xE0000EF8 0x00000000
See ITM Integration Write Register on
page 11-35
Integration Read Read-only
0xE0000EFC 0x00000000
See ITM Integration Read Register on
page 11-36
Integration Mode Control Read/write
0xE0000F00 0x00000000
See ITM Integration Mode Control Register
on page 11-36
Lock Access Register Write-only
0xE0000FB0
0x00000000
See ITM Lock Access Register on page 11-37
Lock Status Register Read-only
0xE0000FB4
0x00000003
See ITM Lock Status Register on page 11-37
PID4 Read-only
0xE0000FD0 0x00000004
Val ue
0x04
PID5 Read-only
0xE0000FD4 0x00000000
Val ue
0x00
PID6 Read-only
0xE0000FD8 0x00000000
Val ue
0x00
PID7 Read-only
0xE0000FDC 0x00000000
Val ue
0x00
PID0 Read-only
0xE0000FE0 0x00000001
Val ue
0x01
PID1 Read-only
0xE0000FE4 0x000000B0
Val ue
0xB0
PID2 Read-only
0xE0000FE8 0x0000002B
Val ue
0x2B
PID3 Read-only
0xE0000FEC 0x00000000
Val ue
0x00
CID0 Read-only
0xE0000FF0 0x0000000D
Val ue
0x0D
CID1 Read-only
0xE0000FF4 0x000000E0
Val ue
0xE0
CID2 Read-only
0xE0000FF8 0x00000005
Val ue
0x05
CID3 Read-only
0xE0000FFC 0x000000B1
Val ue
0xB1
Table 11-19 ITM register summary (continued)
Name Type Address Reset value Description

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-M3 and is the answer not in the manual?

ARM Cortex-M3 Specifications

General IconGeneral
ArchitectureARMv7-M
Instruction SetThumb-2
Pipeline Stages3-stage
InterruptsNested Vectored Interrupt Controller (NVIC)
Interrupt ControllerNested Vectored Interrupt Controller (NVIC)
Memory Protection UnitOptional
Power ConsumptionVaries by implementation
Max Clock SpeedUp to 100 MHz
DebuggingJTAG and Serial Wire Debug (SWD)
Operating Voltage1.8V to 3.6V
Manufacturing ProcessVaries by implementation
Core Type32-bit

Related product manuals