EasyManuals Logo

Xilinx virtex-5 fpga User Manual

Xilinx virtex-5 fpga
385 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #242 background imageLoading...
Page #242 background image
242 www.xilinx.com Virtex-5 FPGA User Guide
UG190 (v5.0) June 19, 2009
Chapter 6: SelectIO Resources
Table 6-6 details the allowed attributes that can be applied to the LVCMOS33 and
LVCMOS25 I/O standards.
Table 6-7 details the allowed attributes that can be applied to the LVCMOS18 and
LVCMOS15 I/O standards.
X-Ref Target - Figure 6-30
Figure 6-30: LVCMOS Bidirectional Termination
Table 6-6: Allowed Attributes for the LVCMOS33 and LVCMOS25 I/O Standards
Attributes
Primitives
IBUF/IBUFG OBUF/OBUFT IOBUF
IOSTANDARD LVCMOS33
LVCMOS25
LVCMOS33
LVCMOS25
LVCMOS33
LVCMOS25
DRIVE UNUSED 2, 4, 6, 8, 12, 16, 24 2, 4, 6, 8, 12, 16, 24
SLEW UNUSED {FAST, SLOW} {FAST, SLOW}
Table 6-7: Allowed Attributes for the LVCMOS18 and LVCMOS15 I/O Standard
Attributes
Primitives
IBUF/IBUFG OBUF/OBUFT IOBUF
IOSTANDARD LVCMOS18
LVCMOS15
LVCMOS18
LVCMOS15
LVCMOS18
LVCMOS15
DRIVE UNUSED 2, 4, 6, 8, 12, 16 2, 4, 6, 8, 12, 16
SLEW UNUSED {FAST, SLOW} {FAST, SLOW}
Z
0
IOB
IOB
LVCMOS
Z
0
IOB
IOB
LVCMOS LVCMOS
V
TT
Note: V
TT
is any voltage from 0V to V
CCO
R
P
= Z
0
V
TT
R
P
= Z
0
ug190_6_27_022806
LVCMOS

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx virtex-5 fpga and is the answer not in the manual?

Xilinx virtex-5 fpga Specifications

General IconGeneral
BrandXilinx
Modelvirtex-5 fpga
CategoryComputer Hardware
LanguageEnglish

Related product manuals