ARM Cortex-M3 User Manual

Nested Vectored Interrupt Controller
8-28 Copyright © 2005-2008 ARM Limited. All rights reserved. ARM DDI 0337G
Non-Confidential
Unrestricted Access
System Handler Priority Registers
Use the three System Handler Priority Registers to prioritize the following system
handlers:
• memory manage
• bus fault
• usage fault
• debug monitor
•SVC
•SysTick
•PendSV.
System handlers are a special class of exception handler that can have their priority set
to any of the priority levels. Most can be masked on (enabled) or off (disabled). When
disabled, the fault is always treated as a Hard Fault.
The register addresses, access types, and Reset states are:
Address
0xE000ED18 , 0xE000ED1C , 0xE000ED20
Access Read/write
Reset state
0x00000000
Figure 8-14 on page 8-29 shows the bit assignments of the System Handler Priority
Registers.
[3] UNALIGN_TRP Trap for unaligned access. This enables faulting/halting on any unaligned half or
full word access. Unaligned load-store multiples always fault. The relevant Usage
Fault Status Register bit is UNALIGNED, see Usage Fault Status Register on
page 8-35.
[2] - Reserved.
[1] USERSETMPEND If written as 1, enables user code to write the Software Trigger Interrupt register to
trigger (pend) a Main exception, which is one associated with the Main stack
pointer.
[0] NONEBASETHRDENA When 0, default, It is only possible to enter Thread mode when returning from the
last exception. When set to 1, Thread mode can be entered from any level in
Handler mode by controlled return value.
Table 8-19 Configuration Control Register bit assignments (continued)
Bits Field Function

ARM Cortex-M3 Specifications

General

Architecture	ARMv7-M
Instruction Set	Thumb-2
Pipeline Stages	3-stage
Interrupts	Nested Vectored Interrupt Controller (NVIC)
Interrupt Controller	Nested Vectored Interrupt Controller (NVIC)
Memory Protection Unit	Optional
Power Consumption	Varies by implementation
Max Clock Speed	Up to 100 MHz
Debugging	JTAG and Serial Wire Debug (SWD)
Operating Voltage	1.8V to 3.6V
Manufacturing Process	Varies by implementation
Core Type	32-bit