EasyManua.ls Logo

Cypress FM4 Series - Port Function Set Register (VBPFR)

Cypress FM4 Series
1102 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
CHAPTER 7-2: VBAT Domain(A)
290 FM4 Peripheral Manual, Doc. No. 002-04856 Rev. *E
7.8 Port Function Set Register (VBPFR)
VBPFR Register selects the usage of pins.
bit
7
6
5
4
3
2
1
0
Field
Reserved
SPSR1
SPSR0
VPFR3
VPFR2
VPFR1
VPFR0
Attribute
-
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
-
0
1
1
1
0
0
The interface circuit type for this register is type 3.
[bit7:6] Reserved: Reserved bits
These bits read 0b00.
In a write access to these bits, write 0b00 to them.
[bit5:4] SPSR1, SPSR0: Oscillation pin function set bits
bit5
bit4
Function
0
0
The P46 and P47 pins are used as digital (GPIO) pins.
0
1
The P46 and P47 pins are used as 32 kHz oscillation pins. [Initial value]
1
0
The P46 and P47 pins are used as digital (GPIO) pins.
1
1
The P46 pin is used as an external clock input pin.
The P47 pin is used as a digital (GPIO) pin.
[bit3] VPFR3: Port function of P46/X0A pin set bit
[bit2] VPFR2: Port function of P47/X1A pin set bit
bit
Description
Reading
A read access reads the value of this bit.
Writing
0
The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as a GPIO port.
1
The pin corresponding to the VPFR3 bit or to the VPFR2 bit is used as an I/O pin of a peripheral
function. (Initial value)
[bit1] VPFR1: Port function of P49/VWAKEUP pin set bit
[bit0] VPFR0: Port function of P48/VREGCTL pin set bit
bit
Description
Reading
A read access reads the value of this bit.
Writing
0
The pin corresponding to the VPFR1/VPFR0 bit is used as a GPIO port. [Initial value]
1
The pin corresponding to the VPFR1/VPFR0 bit is used as an I/O pin of a peripheral function.

Table of Contents

Related product manuals