EasyManua.ls Logo

Cypress FM4 Series - Port Drive Capability Select Register (Pdsrx)

Cypress FM4 Series
1102 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
CHAPTER 12: I/O Port
738 FM4 Peripheral Manual, Doc. No. 002-04856 Rev. *E
4.43 Port Drive capability Select Register (PDSRx)
PDSRx register selects drive capability of I/O port.
List of PZR register configuration
bit
31
16
15
0
Initial value
Attribute
Corresponded
port
Reserved
PDSR0
0x0000
R/W
P0F to P00
Reserved
PDSR1
0x0000
R/W
P1F to P10
Reserved
PDSR2
0x0000
R/W
P2F to P20
Reserved
PDSR3
0x0000
R/W
P3F to P30
Reserved
PDSR4
0x0000
R/W
P4F to P40
Reserved
PDSR5
0x0000
R/W
P5F to P50
Reserved
PDSR6
0x0000
R/W
P6F to P60
Reserved
PDSR7
0x0000
R/W
P7F to P70
Reserved
PDSR8
0x0000
R/W
P8F to P80
Reserved
PDSR9
0x0000
R/W
P9F to P90
Reserved
PDSRA
0x0000
R/W
PAF to PA0
Reserved
PDSRB
0x0000
R/W
PBF to PB0
Reserved
PDSRC
0x0000
R/W
PCF to PC0
Reserved
PDSRD
0x0000
R/W
PDF to PD0
Reserved
PDSRE
0x0000
R/W
PEF to PE0
Reserved
PDSRF
0x0000
R/W
PFF to PF0
Details of Register Configuration
bit
31
16
15
0
Field
Reserved
PDSRx
Register Function
[bit31:16] Reserved: Reserved bits
0x0000 is read from these bits.
When writing these bits, set them to 0x0000.
[bit15:0] PDSRx: Port Drive capability Select Register x
Sets the drive capability of a pin.
bit
Description
Reading
Reads out the register value.
Writing
0
Set the pin drive capability for VCC=5V.
1
Set the pin drive capability for VCC=3V.
Notes:
The "x" description of PDSRx is wildcard. It shows PDSR0, PDSR1, PDSR2, and so on.
The function of the PDSR register is implemented only in some specific pins.
Only pins described as "PDSR register control is enabled" in remarks column of I/O circuit type of
Data Sheet can control open drain.
Set this register if a particular function is used.
This register does not exist in TYPE1-M4, TYPE2-M4, TYPE4-M4, TYPE5-M4,TYPE6-M4
products.
For TYEP3-M4 products, set this register depending on power supply voltage when High-Speed
SPI controller is used.
This register is not initialized by deep standby transition reset.

Table of Contents

Related product manuals