EasyManua.ls Logo

Cypress FM4 Series - Page 41

Cypress FM4 Series
1102 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
CHAPTER 2-1: Clock
FM4 Peripheral Manual, Doc. No. 002-04856 Rev. *E 41
USB/Ethernet clock
This clock generates a clock at 48 MHz, used by USB communication.
Also, it generates a clock for Ethernet.
It sets the PLL oscillator for USB/Ethernet to generate a USB/Ethernet clock.
This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop
mode.
This clock can be set independently regardless of the frequency of the master clock.
For the operation setting of PLL for USB/Ethernet, see the chapter USB/Ethernet PLL Clock Generation
in Communication Macro Part.
CAN prescaler clock
This clock is the same clock as CLKPLL, used for CAN prescaler.
The frequency division used for the clock must be configured on the prescaler side.
This clock stops in RTC mode, stop mode, deep standby RTC mode, and deep standby stop mode.
The supply of the clock can be also stopped by setting a register.
For operation settings of CAN prescaler, see Chapter CAN Prescaler in Communication Macro Part.
I
2
S prescaler clock
This clock generates a clock used by I
2
S communication.
It sets the PLL oscillator for I
2
S to generate I2S clock.
This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop
mode.
This clock can be set independently regardless of the frequency of the master clock.
For I
2
S clock operation settings, see Chapter I
2
S clock generation in Communication Macro Part.
GDC prescaler clock
This clock generates a clock used by GDC.
It sets the PLL oscillator for GDS to generate GDS clock.
This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop
mode.
This clock can be set independently regardless of the frequency of the master clock.
For GDC clock operation settings, see GDC Part.
Software watchdog timer count clock (SWDOGCLK)
SWDOGCLK is a clock for the software watchdog timer connected to the APB0 bus.
The clock frequency can be set to between 1/1 and 1/8 frequency of the APB0 bus clock.
This clock stops in timer mode, RTC mode, stop mode, deep standby RTC mode, and deep standby stop
mode.
For operation settings of the software watchdog timer, see Chapter Watchdog Timer in Timer Part.

Table of Contents

Related product manuals