Table 4-2. Peripheral bridge 0 slot assignments (continued)
System 32-bit base address Slot
number
Module
0x4007_1000 113 —
0x4007_2000 114 USB OTG FS/LS
0x4007_3000 115 Analog comparator (CMP) / 6-bit digital-to-analog converter (DAC)
0x4007_4000 116 —
0x4007_5000 117 —
0x4007_6000 118 SPI 0
0x4007_7000 119 SPI 1
0x4007_8000 120 —
0x4007_9000 121 —
0x4007_A000 122 —
0x4007_B000 123 —
0x4007_C000 124 Low-leakage wakeup unit (LLWU)
0x4007_D000 125 Power management controller (PMC)
0x4007_E000 126 System Mode controller (SMC)
0x4007_F000 127 Reset Control Module (RCM)
0x400F_F000 128 GPIO controller
4.6.3 Modules Restricted Access in User Mode
In user mode, for MCG, RCM, SIM (slot 71 and 72), SMC, LLWU, and PMC, reads are
allowed, but writes are blocked and generate bus error.
4.7 Private Peripheral Bus (PPB) memory map
The PPB is part of the defined ARM bus architecture and provides access to select
processor-local modules. These resources are only accessible from the core; other system
masters do not have access to them.
Table 4-3. PPB memory map
System 32-bit Address Range Resource Additional Range Detail Resource
0xE000_0000–0xE000_DFFF Reserved
Table continues on the next page...
Private Peripheral Bus (PPB) memory map
KL25 Sub-Family Reference Manual, Rev. 3, September 2012
112 Freescale Semiconductor, Inc.
To Next Page
Loading...
