• Selectable interrupt on rising-edge, falling-edge, or both rising or falling edges of the
comparator output
• Selectable inversion on comparator output
• Capability to produce a wide range of outputs such as:
• Sampled
• Windowed, which is ideal for certain PWM zero-crossing-detection applications
• Digitally filtered:
• Filter can be bypassed
• Can be clocked via external SAMPLE signal or scaled bus clock
• External hysteresis can be used at the same time that the output filter is used for
internal functions
• Two software selectable performance levels:
• Shorter propagation delay at the expense of higher power
• Low power, with longer propagation delay
• DMA transfer support
• A comparison event can be selected to trigger a DMA transfer
• Functional in all modes of operation
• The window and filter functions are not available in the following modes:
• Stop
• VLPS
• LLS
• VLLSx
29.3 6-bit DAC key features
• 6-bit resolution
• Selectable supply reference source
• Power Down mode to conserve power when not in use
• Option to route the output to internal comparator input
6-bit DAC key features
KL25 Sub-Family Reference Manual, Rev. 3, September 2012
510 Freescale Semiconductor, Inc.
To Next Page
Loading...
