EasyManua.ls Logo

Mips Technologies R4000 - Floating-Point Exceptions

Mips Technologies R4000
754 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MIPS R4000 Microprocessor User's Manual 157
Floating-Point Unit
Floating-Point Control Registers
The FPU has 32 control registers (FCRs) that can only be accessed by move
operations. The FCRs are described below:
The Implementation/Revision register (FCR0) holds revision
information about the FPU.
The Control/Status register (FCR31) controls and monitors
exceptions, holds the result of compare operations, and
establishes rounding modes.
FCR1 to FCR30 are reserved.
Table 6-1 lists the assignments of the FCRs.
Table 6-1 Floating-Point Control Register Assignments
FCR Number Use
FCR0 Coprocessor implementation and revision register
FCR1 to FCR30 Reserved
FCR31 Rounding mode, cause, trap enables, and flags

Table of Contents