EasyManua.ls Logo

Mips Technologies R4000 - CPU Pipeline Operation

Mips Technologies R4000
754 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 1
14 MIPS R4000 Microprocessor User's Manual
CPU Instruction Set Overview
Each CPU instruction is 32 bits long. As shown in Figure 1-3, there are
three instruction formats:
immediate (I-type)
jump (J-type)
register (R-type)
Figure 1-3 CPU Instruction Formats
Each format contains a number of different instructions, which are
described further in this chapter. Fields of the instruction formats are
described in Chapter 2.
Instruction decoding is greatly simplified by limiting the number of
formats to these three. This limitation means that the more complicated
(and less frequently used) operations and addressing modes can be
synthesized by the compiler, using sequences of these same simple
instructions.
0
15162021252631
015162021252631
0252631
op rs rt immediate
op target
functop
rs
rt
11 10
65
rd sa
R-Type (Register)
J-Type (Jump)
I-Type (Immediate)

Table of Contents