Appendix A
A-70 MIPS R4000 Microprocessor User's Manual
Format:
DSRA32 rd, rt, sa
Description:
The contents of general register rt are shifted right by 32+sa bits, sign-
extending the high-order bits. The result is placed in register rd.
This operation is only defined for the R4000 operating in 64-bit mode.
Execution of this instruction in 32-bit mode causes a reserved instruction
exception.
Operation:
Exceptions:
Reserved instruction exception (R4000 in 32-bit mode)
DSRA32
Doubleword Shift Right
31 2526 2021 1516
SPECIAL 0 rt
655
rd sa DSRA32
55 6
11 10 6 5 0
0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
DSRA32
Arithmetic + 32
64 T: s ←1 || sa
GPR[rd] ← (GPR[rt]
63
)
s
|| GPR[rt]
63...s
To Next Page
Loading...