EasyManua.ls Logo

Broadcom BCM5722 - Table 120: MSI Capability ID Register (Offset 0 X58); Table 121: Vendor-Specific Next Capabilities Pointer Register (Offset 0 X59); Table 122: Vendor-Specific Capabilities Length Register (Offset 0 X5 A); Table 123: Reset Counters Register (Offset 0 X5 C)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Programmer’s Guide BCM5722
10/15/07
Broadcom Corporation
Document 5722-PG101-R Broadcom Vendor-Specific Capabilities Page 202
BROADCOM VENDOR-SPECIFIC CAPABILITIES
The device supports the following Vendor-Specific Capability registers.
VENDOR-SPECIFIC CAPABILITY ID REGISTER (OFFSET 0X58)
This 8-bit register identifies this item in the Capabilities List as a Vendor-Specific Capability item.
VENDOR-SPECIFIC NEXT CAPABILITIES POINTER REGISTER (OFFSET 0X59)
This register points to the next item in the Capabilities List.
VENDOR-SPECIFIC CAPABILITIES LENGTH REGISTER (OFFSET 0X5A)
RESET COUNTERS REGISTER (OFFSET 0X5C)
Table 120: MSI Capability ID Register (Offset 0x58)
Bit Field Description Init Access
7:0 Vendor Specific
Capability ID
Identifies this item as Vendor-Specific Capability item 09h RO
Table 121: Vendor-Specific Next Capabilities Pointer Register (Offset 0x59)
Bit Field Description Init Access
7:0 Vendor Specific
Capability Length
Points to the next capabilities block that is MSI. 0xE8 RO
Table 122: Vendor-Specific Capabilities Length Register (Offset 0x5A)
Bit Field Description Init Access
15:0 Vendor Specific Next
Capabilities
Length of Vendor-Specific Capability Item in bytes
including the Vendor-Specific Capability Header
(0x58–0x5B) of 4 bytes.
0x78 RO
Table 123: Reset Counters Register (Offset 0x5C)
Bit Field Description Init Access
31:28 PCI Clock Core Syn
Reset Counter
Keeps track of number of Core Syn Reset Events that are
synchronized in the PCI clock domain
xx R/W
27:24 Hot Reset Counter Keeps track of number of Hot Reset Events xx R/W
23:16 GRC Reset Counter Keeps track of number of GRC Reset Events xx R/W
15:8 PCI-E Reset (Perst)
Counter
Keeps track of number of PCIe Reset (Perst) Events xx R/W
7:0 Link Down Reset
Counter
Keeps track of number of Link Down Reset Events xx R/W

Table of Contents