EasyManua.ls Logo

Broadcom BCM5722 - Table 456: DLLP Error Counter (Offset 0 X7 D44); Table 457: NAK Received Counter (Offset 0 X7 D48); Table 458: Data Link Test Register (Offset 0 X7 D4 C)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Programmer’s Guide BCM5722
10/15/07
Broadcom Corporation
Document 5722-PG101-R PCIe Registers Page 402
DLLP ERROR COUNTER (OFFSET 0X7D44)
NAK RECEIVED COUNTER (OFFSET 0X7D48)
DATA LINK TEST REGISTER (OFFSET 0X7D4C)
Table 456: DLLP Error Counter (Offset 0x7D44)
Bit Field Description Init Access
31:16 Reserved Write as 0, ignore when read. 0 RO
15:0 DLLP Error Counter Counts number of bad DLLPs received (includes bad
LCRC or bad length) since last read. Counter freezes at
max value and will be cleared to one if event occurs
simultaneously to read.
0RO/CR
Table 457: NAK Received Counter (Offset 0x7D48)
Bit Field Description Init Access
31:16 Reserved Write as 0, ignore when read. 0 RO
15:0 NAK Received Counter Counts number of NAK DLLPs received since last read.
Counter freezes at max value and will be cleared to one
if event occurs simultaneously to counter read.
0RO/CR
Table 458: Data Link Test Register (Offset 0x7D4C)
Bit Field Description Init Access
31:16 Reserved Write as 0, ignore when read. 0 RO
15 Store Receive TLPs Write received TLPs into retry buffer instead of
transmitted TLPs.
0R/W
14 Disable TLPs Disable transmission of TLPs. 0 R/W
13 Disable DLLPs Disable transmission and reception of DLLPs. 0 R/W
12 Force PHY Link Up Force PHY link input to data link layer to be up. 0 R/W
11 Bypass Flow Control Force flow control init flags to be set and available TX flow
control credits to infinite.
0R/W
10 Enable RAM Core Clock
Margin Test Mode
Enable retry buffer RAM core clock margin test mode. 0 R/W
9 Enable RAM Overstress
Test Mode
Enable retry buffer RAM overstress test mode. 0 R/W
8 Enable RAM Read Margin
Test Mode
Enable retry buffer RAM read margin test mode. 0 R/W
7 Speed up Completion
Timer
Speed up completion timer and LED blink rate for
simulation.
0R/W
6 Speed up Replay Timer Speed up replay timer for simulation. 0 R/W
5 Speed up ACK Latency
Timer
Speed up ACK latency timer for simulation. 0 R/W
4 Speed up PME Service
Timer
Speed up PME service timer for simulation. 0 R/W
3 Force Purge Purge the contents of the retry buffer. 0 W/SC
2 Force Retry Retransmit the contents of the retry buffer. 0 W/SC

Table of Contents