EasyManua.ls Logo

Broadcom BCM5722 - Table 382: Auxiliary Smbus Master Control Register (Offset 0 X6 C44)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BCM5722 Programmer’s Guide
10/15/07
Broadcom Corporation
Page 363 ASF Support Registers Document 5722-PG101-R
AUXILIARY SMBUS MASTER CONTROL REGISTER (OFFSET 0X6C44)
Table 382: Auxiliary SMBus Master Control Register (Offset 0x6C44)
Bit Field Description Init Access
31:30 Reserved 0 RO
29 SMBus Slave Soft Reset Setting this bit will reset the SMBus slave interface. 0 R/W
28 SMBus Softreset
0 = Normal operation.
1 = Resets the SMBus Interface.
0R/W
27:24 SM Module Attention Selection This field selects which GRC Attention is asserted when an
SMBus interrupt occurs.
0R/W
23:20 Reserved 0 RO
19 SM_DATA Pin Control
0 = Drive the SM_DATA pin low.
1 = No functional impact on the SM_DATA pin.
0R/W
18 SM_CLK Pin Control
0 = Drive the SM_CLK pin low.
1 = No functional impact on the SM_CLK pin.
0R/W
17 SM_DATA Pin Current Status This bit returns the value on the SM_DATA pin. This allows
software to read the current state of the pin.
0RO
16 SM_CLK Pin Current Status This bit returns the value on the SM_CLK pin. This allows
software to read the current state of the pin.
0RO
15:11 Reserved 0 RO
10 Slave Read Attention Enable
0 = SMBus Slave will not wait for status bit to be cleared
before supplying the data.
1 = SMBus Slave will stretch the clock until the status bit is
cleared.
0R/W
9 Bit-Bang Interface Enable
0 = Bit-Bang Interface Disabled.
1 = Bit-Bang Interface Enabled.
0R/W
8 SM Bus Speed
0 = 100 Hz SMBus Interface.
1 = 400 Hz SMBus Interface.
0R/W
7 CRC/PEC Enable
0 = Disable CRC/PEC.
1 = Enable CRC/PEC generation.
0R/W
6Start
0 = Has no effect. Always read a 0.
1 = Execution start. Writing a 1 in this field initiates SMBus
controller Master Interface to execute the command
programmed in the SMB command port field.
0R/W
5 Reserved 0 RO
4:2 SMBus Command Protocol Select the type of command the SMBus Controller Master
interface will execute. Reads and writes are determined by bit 0
of SMBus master address register:
000 = Quick Read or Write.
001 = Byte Read or Write.
010 = Byte Data Read or Write.
011 = Word Data Read or Write.
100 = Reserved.
101 = Block Read or Write.
110 = Block write-block read process call.
111 = Reserved.
000 R/W

Table of Contents