EasyManua.ls Logo

Broadcom BCM5722 - Table 230: Send Data Initiator Statistics Increment Mask Register (Offset 0 X0 C10); Table 231: ISO Packet Transmit Support Register (Offset 0 X0 C20-0 X0 C23)-BCM5906 Only; Table 232: Local Network Time Clock (Offset 0 X0 C24-0 X0 C27)-BCM5906 Only

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BCM5722 Programmer’s Guide
10/15/07
Broadcom Corporation
Page 271 Send Data Initiator Control Registers Document 5722-PG101-R
SEND DATA INITIATOR STATISTICS INCREMENT MASK REGISTER (OFFSET 0X0C10)
ISO PACKET TRANSMIT SUPPORT REGISTER (OFFSET 0X0C20–0X0C23)—BCM5906 ONLY
LOCAL NETWORK TIME CLOCK (OFFSET 0X0C24–0X0C27)—BCM5906 ONLY
Table 230: Send Data Initiator Statistics Increment Mask Register (Offset 0x0C10)
Bit Field Description Init Access
31:24 Reserved 0 RO
23:19 Counters Increment
Mask
Writing a 1 to the bit position forces the corresponding statistics counter
to increment by 1. Not affected by Statistics Enable Mask.
Bits 16–23 correspond to Set Send Producer Index, Status Updated,
Interrupts, Avoided Interrupts, Send Threshold Hit respectively.
0W/O
18:16 Reserved – 0 RO
15:0 Writing a 1 to the bit position forces the corresponding statistics counter
to increment by 1. Not affected by the Statistics Enable mask.
Bits 15–0 correspond to statistics for Class of Service 16-1.
0W/O
Table 231: ISO Packet Transmit Support Register (Offset 0x0C20–0x0C23)—BCM5906 Only
Bit Field Description Init Access
31:2 Reserved 0 RO
1:0 Flow Control
Select
The Flow Control decision scheme adopted by the SDI to make
request to the RDMA.
00 - Send Request unconditionally
01 - Based on throughput calculation method
10 - De-pipeline method, i.e., only 1 data packet inside TXMBUF at a
time
11 - Undefined
00 R/W
Table 232: Local Network Time Clock (Offset 0x0C24–0x0C27)—BCM5906 Only
Bit Field Description Init Access
31:0 Counter Value Free running counter that increments by 40 on every clock cycle. 0 R/W

Table of Contents