EasyManua.ls Logo

Broadcom BCM5722 - Table 189: Ethernet MAC Control Registers-BCM5906 Only

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BCM5722 Programmer’s Guide
10/15/07
Broadcom Corporation
Page 243 Ethernet MAC Control Registers Document 5722-PG101-R
Note: The EMAC debug register (0x8F0) below is R/O. A read to the debug register returns the internal state
value.
Table 189: Ethernet MAC Control Registers—BCM5906 Only
Offset Registers Init
0x400–0x403 Ethernet MAC Mode 0x00000004
0x404–0x407 Ethernet MAC Status 0x00000000
0x408–0x40b Ethernet MAC Event Enable 0x00000000
0x40c–0x40f LED Control 0x82000000
0x410–0x413 MAC Address High 1 0x00000000
0x414–0x417 MAC Address Low 1 0x00000000
0x418–0x41b MAC Address High 2 0x00000000
0x41c–0x41f MAC Address Low 2 0x00000000
0x420–0x423 MAC Address High 3 0x00000000
0x424–0x427 MAC Address Low 3 0x00000000
0x428–0x42b MAC Address High 4 0x00000000
0x42c–0x42f MAC Address Low 4 0x00000000
0x430–0x433 WOL pattern Pointer 0x00000000
0x434–0x437 WOL Pattern Configuration 0x00000000
0x438–0x43b Transmit Random Backoff 0x00000000
0x43c–0x43f Receive MTU Size Register 0x000005F2
0x440–0x44b Reserved 0x00000000
0x44c–0x44f MI Communication 0x10000000
0x450–0x453 MI Status 0x00000000
0x454–0x457 MI Mode 0x000c0000
0x458–0x45b Auto-poll Status 0x00000000
0x45c–0x45f Transmit Mode 0x00000000
0x460–463 Transmit Status 0x00000000
0x464–0x467 Transmit Lengths 0x00000000
0x468–0x46b Receive Mode 0x00000000
0x46c–0x46f Receive Status 0x00000000
0x470–0x473 MAC Hash Register 0 0x00000000
0x474–0x477 MAC Hash Register 1 0x00000000
0x478–0x47b MAC Hash Register 2 0x00000000
0x47c–0x47f MAC Hash Register 3 0x00000000
0x480–04x4ff Reserved 0x00000000
0x500–0x503 Reserved 0x00000000
0x504–0x507 Low Watermark Maximum Receive Frames Register 0x00000000
0x508–0x50f Reserved X
0x510–0x513 EtherType Matching Value Register 0
0x514–0x517 Protocol ID Offset Register 0

Table of Contents