EasyManua.ls Logo

Broadcom BCM5722 - Table 543: Auto-Negotiation Expansion Register (Address 06 D, 06 H)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Programmer’s Guide BCM5722
10/15/07
Broadcom Corporation
Document 5722-PG101-R Transceiver Registers (BCM5906/BCM5906M) Page 490
LP Advertise Bits
Bits 9:5 of the Link Partner Ability register reflect the abilities of the link partner. A 1 on any of these bits indicates that the
link partner is capable of performing the corresponding mode of operation. Bits 9:5 are cleared any time auto-negotiation is
restarted or the PHY is reset.
LP Selector Field
Bits 4:0 of the Link Partner Ability register reflect the value of the link partner’s selector field. These bits are cleared any time
auto-negotiation is restarted or the chip is reset.
Auto-negotiation Expansion Register
Parallel Detection Fault
Bit 4 of the Auto-Negotiation Expansion Register is a read-only bit that gets latched high when a parallel detection fault
occurs in the Auto-Negotiation state machine. For further details, consult the IEEE standard. The bit is reset to 0 after the
register is read, or when the chip is reset.
Link Partner Next Page Able
Bit 3 of the Auto-Negotiation Expansion Register returns a 1 when the link partner has Next Page capabilities. It has the
same value as bit 15 of the Link Partner Ability Register.
Next Page Able
The PHY core Returns 1 when bit 2 of the Auto-Negotiation Expansion Register is read indicating that it has Next Page
capabilities.
Page Received
Bit 1 of the Auto-Negotiation Expansion Register is latched high when a new link code word is received from the link partner,
checked, and acknowledged. It remains high until the register is read, or until the chip is reset.
Table 543: Auto-Negotiation Expansion Register (Address 06d, 06h)
Bit Name R/W Description Default
15:5 Reserved - - 000h
4 Parallel Detection Fault RO
LH
1 = Parallel detection fault.
0 = No parallel detection fault
0
3 Link Partner Next Page
Able
RO 1 = Link partner has Next Page capability
0 = Link partner does not have Next Page capability
0
2 Next Page Able RO 1 = Next Page able 1
1 Page Received RO 1 = New page has been received
0 = New page has not been received
v
0 Link Partner Auto-
Negotiation Able
RO
LH
1 = Link partner has auto-negotiation capability
0 = Link partner does not have auto-negotiation capability
0
R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read
operation. Use default values of reserved bit(s) when writing to reserved bit(s).

Table of Contents