EasyManua.ls Logo

Broadcom BCM5722 - Table 389: Smbus ARP Status Register (Offset 0 X6 C64); Table 390: UDID Register 0 (Offset 0 X6 C68)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BCM5722 Programmer’s Guide
10/15/07
Broadcom Corporation
Page 367 ASF Support Registers Document 5722-PG101-R
SMBUS ARP STATUS REGISTER (OFFSET0X6C64)
UDID REGISTER 0 (OFFSET 0X6C68)
Table 389: SMBus ARP Status Register (Offset 0x6C64)
Bit Field Description Init Access
31:16 Reserved 0
15:14 Reserved 00
13 Directed Reset completion
0 = Has not received a valid Direct Reset command.
1 = Has received a valid Direct Reset command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
12 Directed Get UDID completion
0 = Has not received a valid Direct Get UDID command.
1 = Has received a valid Direct Get UDID command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
11 Assign Address completion
0 = Has not received a valid Assign Address command.
1 = Has received a valid Assign Address command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
10 General Get UDID completion
0 = Has not received a valid General Get UDID command.
1 = Has received a valid General Get UDID command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
9 General Reset Device
completion
0 = Has not received a valid General Reset Device
command.
1 = Has received a valid General Reset Device command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
8 Prepare to ARP completion
0 = Has not received a valid Prepare to ARP command.
1 = Has received a valid Prepare to ARP command.
This bit is set by hardware and a write 1 to clear. This is
independent of the interrupt enable bit.
0R/W2C
7:3 Reserved 00000
2 ARP Busy
0 = ARP HW is in idle state.
1 = APR HW is in process of ARP messages.
This bit is only set by hardware.
0RO
1 AR: Address Resolved Flag
0 = Current Slave Address is not resolved based on the
ARP.
1 = Current Slave Address is resolved based on the ARP.
0R/W
0 AV: Address Valid Flag
0 = Current Slave Address is not valid.
1 = Current Slave Address is valid.
0R/W
Table 390: UDID Register 0 (Offset 0x6C68)
Bit Field Description Init Access
31:0 Vendor Specific ID A unique number per device 0x0 R/W

Table of Contents