EasyManua.ls Logo

Broadcom BCM5722 - Table 259: Receive List Placement Configuration Register (Offset 0 X2010); Table 260: Receive List Placement Statistics Control Register (Offset 0 X2014)

Broadcom BCM5722
593 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
BCM5722 Programmer’s Guide
10/15/07
Broadcom Corporation
Page 283 Receive List Placement Control Registers Document 5722-PG101-R
RECEIVE LIST PLACEMENT CONFIGURATION REGISTER (OFFSET 0X2010)
RECEIVE LIST PLACEMENT STATISTICS CONTROL REGISTER (OFFSET 0X2014)
Table 259: Receive List Placement Configuration Register (Offset 0x2010)
Bit Field Description Init Access
31:15 Reserved 0 RO
14:13 Default Interrupt
Distribution Queue
Default interrupt distribution queue. Number within a class
of service group when the frame has errors, is truncated,
or is a non-IP frame.
00 R/W
12:8 Bad Frames Class Default class for error or truncated frames. These frames
are placed in this class of service group when the Allow
Bad Frame bit (bit 11) is set in the Mode Control Register.
00001 RO
7:3 Number of Active Lists The total number of active receive lists. The value must be
between 1 and 16. This value must be an integer multiple
of the Number of Lists per Distribution Group value.
00000 R/W
2:0 Number of Lists Per
Distribution Group
Specifies the number of lists per interrupt distribution
group. This register must always be a power of 2. For
example, if the system wants four classes of service and
four interrupt distribution lists per class of service, this
value is set to four and the Number of Active Lists value is
set to 16.
000 R/W
Table 260: Receive List Placement Statistics Control Register (Offset 0x2014)
Bit Field Description Init Access
31:3 Reserved 0 RO
2 Statistics Clear When set, resets local statistics counters to zero. Clears
only masked statistics. Self-clearing when done.
0R/W
1 Reserved 0 RO
0 Statistics Enable When set, allow the local statistics counters to increment.
When reset, counters hold their values until the next
update to the NIC memory. Enables only masked
statistics.
0R/W

Table of Contents