Programmer’s Guide BCM5722
10/15/07
Broadcom Corporation
Document 5722-PG101-R Transceiver Registers Page 472
Shadow Register Selector
Bits [14:10] of this register must be set to 11100 to enable read/write to the Auxiliary 1000BASE-X Status register
Link Status Change
Bit 9 of Auxiliary 1000BASE-X Status register indicates that the link status has changed since the last register read.
SGMII Selector Mismatch
Bit 8 of Auxiliary 1000BASE-X Status register indicates an SGMII selector mismatch in SGMII mode.
Auto-Negotiation Resolution Error
Bit 7 of Auxiliary 1000BASE-X Status register indicates auto-negotiation HCD is none (no common half-duplex or full-duplex
abilities).
Link Partner Remote Fault
Bits 6 and 5 of Auxiliary 1000BASE-X Status register indicates the link partner remote fault status reflected from 1000BASE-
X register 05h bits 13:12.
Auto-Negotiation Page Received
Bit 4 of Auxiliary 1000BASE-X Status register indicates auto-negotiation page has been received since last read.
Current Operating Duplex Mode
Bit 3 of Auxiliary 1000BASE-X Status register indicates the PHY is operating in full-duplex mode.
Link Status
Bit 2 of Auxiliary 1000BASE-X Status register indicates the PHY link is up on the SerDes side.
PAUSE Resolution—Receive Side
Bit 1 of Auxiliary 1000BASE-X Status register indicates receive pause resolution.
PAUSE Resolution—Transmit Side
Bit 0 of Auxiliary 1000BASE-X Status register indicates transmit pause resolution.
To Next Page
Loading...