EasyManua.ls Logo

Mips Technologies R4000 - Page 273

Mips Technologies R4000
754 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MIPS R4000 Microprocessor User's Manual 243
Cache Organization, Operation, and Coherency
11
This chapter describes in detail the cache memory: its place in the R4000
memory organization, individual operations of the primary and
secondary caches, cache interactions, and an example of a cache coherency
request cycle. The chapter concludes with a description of R4000
processor synchronization in a multiprocessor environment.
This chapter uses the following terminology:
The primary cache may also be referred to as the P-cache.
The secondary cache may also be referred to as the S-cache.
The primary data cache may also be referred to as the D-cache.
The primary instruction cache may also be referred to as the
I-cache.
These terms are used interchangeably throughout this book.

Table of Contents