MIPS R4000 Microprocessor User's Manual A-149
CPU Instruction Set Details
Format:
SRLV rd, rt, rs
Description:
The contents of general register rt are shifted right by the number of bits
specified by the low-order five bits of general register rs, inserting zeros
into the high-order bits.
The result is placed in register rd.
In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.
Operation:
Exceptions:
None
SRLV
Shift Right Logical Variable
31 2526 2021 1516
SPECIAL rs rt
655
rd 0 SRLV
55 6
11 10 6 5 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0
SRLV
32 T: s ← GPR[rs]
4...0
GPR[rd] ← 0
s
|| GPR[rt]
31...s
64 T: s ← GPR[rs]
4...0
temp ← 0
s
|| GPR[rt]
31...s
GPR[rd] ← (temp
31
)
32
|| temp
To Next Page
Loading...