Command reference
R&S
®
ZNA
1603User Manual 1178.6462.02 ─ 29
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 960.
Example:
STAT:QUES:LIM1?
Query the EVENt part of the QUEStionable:LIMit1 register
to check whether an event has occurred since the last reading.
Usage: Query only
STATus:QUEStionable:NTRansition
<BitPattern>
STATus:QUEStionable:INTegrity:NTRansition <BitPattern>
STATus:QUEStionable:INTegrity:HARDware:NTRansition <BitPattern>
STATus:QUEStionable:LIMit<Lev>:NTRansition <BitPattern>
Sets the negative transition filters of the QUEStionable... status registers. If a bit is
set, a 1 to 0 transition in the corresponding bit of the associated condition register cau-
ses a 1 to be written in the associated bit of the corresponding event register.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 960.
Parameters:
<BitPattern> Range: 0 to 65535 (decimal representation)
*RST: n/a
Example:
STAT:QUES:LIM2:NTR 6
Set bits no. 1 and 2 of the
QUEStionable:LIMit2:NTRansition register
STATus:QUEStionable:PTRansition <BitPattern>
STATus:QUEStionable:INTegrity:PTRansition <BitPattern>
STATus:QUEStionable:INTegrity:HARDware:PTRansition <BitPattern>
STATus:QUEStionable:LIMit<Lev>:PTRansition <BitPattern>
Configures the positive transition filters of the QUEStionable... status registers. If a
bit is set, a 0 to 1 transition in the corresponding bit of the associated condition register
causes a 1 to be written in the associated bit of the corresponding event register.
See also Chapter 6.5.5, "Reset values of the status reporting system", on page 966.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 960.
Parameters:
<BitPattern> Range: 0 to 65535 (decimal representation)
*RST: n/a
Example:
STAT:QUES:LIM2:PTR 6
Set bits no. 1 and 2 of the
QUEStionable:LIMit2:PTRansition register
SCPI command reference
To Next Page
Loading...
