EasyManua.ls Logo

ST ST10F276E - Special Function Registers Ordered by Address; Table 71. Special Function Registers Ordered by Address

ST ST10F276E
564 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Register set UM0404
524/564 DocID13284 Rev 2
Note: 1 The BUSCON0 reset value is: 0000 0xx0 xx00 0000b.
2 The system configuration is selected during reset: in particular, the SYSCON reset value is
0000 0xx0 x000 0000b.
3 Reset Value depends on different triggered reset event.
4 The XPnIC Interrupt Control Registers control interrupt requests from integrated X-Bus
peripherals. Some software controlled interrupt requests may be generated by setting the
XPnIR bits (of XPnIC register) of the unused X-Peripheral nodes.
26.4 Special function registers ordered by address
The following table lists all SFRs which are implemented in the ST10F276 ordered by their
physical address. Bit-addressable SFRs are marked with the letter “b” in column “Name”.
SFRs within the Extended SFR-Space (ESFRs) are marked with the letterE” in column
“Physical Address”. Registers within on-chip X-Peripherals (CAN) are marked with the letter
X” in column “Physical Address”.
WDT FEAEh 57h Watchdog Timer Register (read only) 0000h
WDTCON b FFAEh D7h Watchdog Timer Control Register 00xxh
3)
XADRS3 F01Ch E 0Eh XPER Address Select Register 3 800Bh
XP0IC b F186h E C3h See Section 5.7: X-peripheral interrupt - - 00h
4)
XP1IC b F18Eh E C7h See Section 5.7: X-peripheral interrupt - - 00h
4)
XP2IC b F196h E CBh See Section 5.7: X-peripheral interrupt - - 00h
4)
XP3IC b F19Eh E CFh See Section 5.7: X-peripheral interrupt - - 00h
4)
XPERCON F024h E 12h XPER Configuration Register - - 05h
ZEROS b FF1Ch 8Eh Constant Value 0’s Register (read only) 0000h
Table 70. Special function registers ordered by name (continued)
Name
Physical
address
8-bit
address
Description
Reset
value
Table 71. Special function registers ordered by address
Name
Physical
address
8-bit
address
Description
Reset
value
QX0 F000h E 00h MAC Unit Offset Register X0 0000h
QX1 F002h E 01h MAC Unit Offset Register X1 0000h
QR0 F004h E 02h MAC Unit Offset Register R0 0000h
QR1 F006h E 03h MAC Unit Offset Register R1 0000h
XADRS3 F01Ch E 0Eh XPER Address Select Register 3 800Bh
XPERCON F024h E 12h XPER Configuration Register - - 05h
PT0 F030h E 18h PWM Module Up/Down Counter 0 0000h
PT1 F032h E 19h PWM Module Up/Down Counter 1 0000h
PT2 F034h E 1Ah PWM Module Up/Down Counter 2 0000h

Table of Contents

Related product manuals