DocID13284 Rev 2 521/564
UM0404 Register set
MDH FE0Ch 06h CPU Multiply Divide Register – High Word 0000h
MDL FE0Eh 07h CPU Multiply Divide Register – Low Word 0000h
MRW b FFDAh EDh MAC Unit Repeat Word 0000h
MSW b FFDEh EFh MAC Unit Status Word 0200h
ODP2 b F1C2h E E1h Port2 Open Drain Control Register 0000h
ODP3 b F1C6h E E3h Port3 Open Drain Control Register 0000h
ODP4 b F1CAh E E5h Port4 Open Drain Control Register - - 00h
ODP6 b F1CEh E E7h Port6 Open Drain Control Register - - 00h
ODP7 b F1D2h E E9h Port7 Open Drain Control Register - - 00h
ODP8 b F1D6h E EBh Port8 Open Drain Control Register - - 00h
ONES b FF1Eh 8Fh Constant Value 1’s Register (read only) FFFFh
P0L b FF00h 80h PORT0 Low Register (Lower half of PORT0) - - 00h
P0H b FF02h 81h PORT0 High Register (Upper half of PORT0) - - 00h
P1L b FF04h 82h PORT1 Low Register (Lower half of PORT1) - - 00h
P1H b FF06h 83h PORT1 High Register (Upper half of PORT1) - - 00h
P2b FFC0h E0h Port2 Register 0000h
P3b FFC4h E2h Port3 Register 0000h
P4b FFC8h E4h Port4 Register (8-bit) - - 00h
P5b FFA2h D1h Port5 Register (read only) xxxxh
P6b FFCCh E6h Port6 Register (8-bit) - - 00h
P7b FFD0h E8h Port7 Register (8-bit) - - 00h
P8b FFD4h EAh Port8 Register (8-bit) - - 00h
P5DIDIS b FFA4h D2h Port5 Digital Disable Register 0000h
PECC0 FEC0h 60h PEC Channel 0 Control Register 0000h
PECC1 FEC2h 61h PEC Channel 1 Control Register 0000h
PECC2 FEC4h 62h PEC Channel 2 Control Register 0000h
PECC3 FEC6h 63h PEC Channel 3 Control Register 0000h
PECC4 FEC8h 64h PEC Channel 4 Control Register 0000h
PECC5 FECAh 65h PEC Channel 5 Control Register 0000h
PECC6 FECCh 66h PEC Channel 6 Control Register 0000h
PECC7 FECEh 67h PEC Channel 7 Control Register 0000h
PICON b F1C4h E E2h Port Input Threshold Control Register - - 00h
PP0 F038h E 1Ch PWM Module Period Register 0 0000h
PP1 F03Ah E 1Dh PWM Module Period Register 1 0000h
Table 70. Special function registers ordered by name (continued)
Name
Physical
address
8-bit
address
Description
Reset
value