EasyManua.ls Logo

Cmsemicon CMS32L051 - Page 310

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 12 Universal Serial Communication Unit
www.mcu.com.cn 310 / 703
Figure 12-8 Format of serial communication operation setting register mn (SCRmn) (2/2)
Address: 40041118H(SCR00)~4004111EH(SCR03) After reset: 0087HR/W
40041558H(SCR10)~4004155AH(SCR13)
Symbol
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SCRmn
PTCmn1
PTCmn0
Setting of parity bits in UART mode
Transmission
Reception
0
0
Parity bits are not output.
There is no parity at the time of
reception.
0
1
Output parity
Note 3
.
Parity is not judged.
1
0
Output parity.
Judgment even.
1
1
Output odd check.
Judgment odd check.
In SSPI mode and Simplified I
2
C mode, both the PTCmn1 bit and the PTCmn0 bit must be set to 0.
DIRmn
Selection of data transfer order in SSPI and UART modes
0
Performs MSB-priority input/output.
1
Perform LSB-priority input/output.
In Simplified I
2
C mode, the DIRmn bit must be 0.
SLCmn1
Note1
SLCmn0
Setting of the stop bit in UART mode
0
0
No stop bits
0
1
Stop bit length = 1 bit
1
0
Stop bit length = 2 bits (limited to mn=00, 02, 10).
1
1
Disable settings.
If an end-of-transfer interrupt is selected, an interrupt occurs after all stop bits have been transferred.
When UART is received or in Simplified I
2
C mode, it must be set to 1 stop bit (SLCmn1, SLCmn0=0, 1).
In SSPI mode, it must be set to no stop (SLCmn1, SLCmn0=0, 0).
When UART is sent, it must be set to 1 bit (SLCmn1, SLCmn0=0, 1) or 2 bits (SLCmn1, SLCmn0=1, 0).
DLSmn1
Note2
DLSmn0
Setting of data length in SSPI and UART modes
0
1
9 bits of data length (saved in bit0~8 of the SDRmn register) (selectable only in
UART mode).
1
0
7 bits of data length (saved in bit0 to 6 of the SDRmn register).
1
1
8 bits of data length (bit0 to 7 in the SDRmn register).
other
Disable settings.
In Simplified I
2
C mode, both the DLSmn1 bit and the DLSmn0 bit must be set to 1.
Note 1 Limited to SCR00, SCR02, SCR10 registers only.
2. Limited to SCR00 register and SCR01 register, the others are fixed as 1.
3. Nothing to do with the content of the data, always appended 0.
Notice Bit 3, 6, and 11 must be set to "0" (also bit 5 of the SCR01, SCR03, and SCR11 registers must be set to "0"), and
bit 2 must be set to "1".
Remark m: Unit number (m=0, 1) n: channel number (n=0~3) p: SSPI number (p=00, 01, 10, 11, 20, 21)
TXE
mn
RXE
mn
Dap
mn
CKP
mn
0
EOC
mn
PTC
mn1
PTC
mn0
You
mn
0
SLC
mn1
Note1
SLC
mn0
0
1
DlSm
n1
Note2
DLS
mn0

Table of Contents

Related product manuals