EasyManua.ls Logo

Cmsemicon CMS32L051 - Operation Description

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 4 Clock Generation Circuit
www.mcu.com.cn 103 / 703
4.7.3 Operation description
4.7.3.1 Operation overview
The high-speed internal oscillation frequency correction function uses the subsystem clock (fSUB) as a
reference to generate a correction period, measure the frequency of high-speed internal oscillation, and
correct the frequency accuracy of high-speed internal oscillator in real time. Clock adjustment for the
repetition of the operation of the measurement phase and the frequency correction phase. The correction
calculus is performed during the frequency measurement phase, and the correction values that reflect the
results of the correction calculus are saved during the frequency correction phase.
Table 4-11 shows the input frequency and correction period of high-speed internal vibration, and Figure 4-
20 shows the sequence diagram of high-speed internal vibration frequency correction action (detailed).
Table 4-11 High Speed Internal Vibration Input Frequency and Correction Period
fHOCO(MHz)
FRQSEL4-FRQSEL3
Note
Correction Period (ms)
64
11
31.2
(Frequency measurement phase +
frequency correction phase)
48
10
32
01
24
00
Note: FRQSEL4-FRQSEL3 is option byte0 0C2H bit4-bit3
During the frequency measurement phase of the correction cycle, the frequency of the high-speed
internal oscillation is corrected according to the size of the count value and the expected value, using the
high-speed internal vibration count.
Figure 4-20 High-speed internal vibration frequency correction Operation timing diagram
(detailed)
Note: The basic actions of the continuous Operation mode and the interval Operation mode are the
same. The difference is whether the removal of FCST bits is controlled by software or
hardware. In addition, only the system reset can clearly correct the value.
fHOCO=32MHz
fIH
(32MHz)
Reference
clock
(fsub/2^9)
CRST
(Action enabling
position)
20 bit count
register
31.25nS
15.6mS
Count enable
Correction
value
[6:0]
"0000000B"
"0000001B"(former value
"0000000B"+1)
Count Start
15.6mS
Measurement
phase
Count End
(Keep the count
value)
Count Start
Correction
phase
31.2mS
Correction period
Count value clearing
"0000010B"(former value
"0000000B"+1)

Table of Contents

Related product manuals