EasyManua.ls Logo

Cmsemicon CMS32L051 - Serial Status Register Mn (Ssrmn)

Default Icon
703 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
V1.2.2
CMS32L051 User Manual |Chapter 12 Universal Serial Communication Unit
www.mcu.com.cn 314 / 703
12.3.7 Serial status register mn (SSRmn)
The SSRmn register indicates the communication status of channel n and the occurrence of errors. The
errors represented are frame errors, parity errors, and overflow errors. The SSRmn register is read via 16-bit
memory operation instructions.
The lower 8 bits of the SSRmn register can be read with SSRmnL and via 8-bit memory operation
instructions.
After the reset signal is generated, the value of the SSRmn register changes to 0000H.
Figure 12-11 Format of serial status register mn (SSRmn) (1/2)
Address: 40041100H (SSR00) ~ 40041106H (SSR03) After reset: 0000HR
40041540H(SSR10)~40041542H(SSR11)
Symbol
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
0
SSRmn
TSFmn
Indication flag for channel n communication status
0
Communication stop state or communication standby state
1
Communication operation status
[Clear condition].
When STmn of STm register is set to "1" (communication stopped state) or SSmn bit of SSm register is set to
"1" (communication standby state)

[Set condition].

BFFmn
Indication flag for channel n buffer register
0
The SDRmn register does not hold valid data.
1
The SDRmn register holds valid data.
[Clear condition].
 register to the shift register is transferred during the transmit
process
 from the SDRmn register during the receive process
When the STmn bit of STmn register is set to "1" (communication stopped state) or the SSm bit of the SSm
register is set to "1" (Communication enable state)
[Set condition].
 to the SDRmn register in the state where the TXEmn bit of the SCRmn register is 1
(transmit, transmit, and receive modes in each communication mode).
 received data is saved to the SDRmn register in the state where the RXEmn bit of the SCRmn
register is 1 (receive mode, transmit and receive modes in each communication mode).

Note 1 For SSR01, SSR03, SSR11 registers only.
Remark m: unit number (m=0, 1) n: channel number (n=0~3).
0
0
0
0
0
0
0
0
0
TSF
mn
BFF
mn
0
0
FEFM
n
Note1
PEF
mn
OVF
mn

Table of Contents

Related product manuals