Cmsemicon CMS32L051 - Page 42

V1.2.2
CMS32L051 User Manual |Chapter 2 Pin Function
www.mcu.com.cn 42 / 703
Pin
name
Features used
PMCxx
PMxx
Pxx
POMxx
PxxCFG
(Output
Multiplexing
Configuration
Register)
xxPCFG (Input
Multiplexing
Configuration
Register)
SPIPCFG
remark
The feature name
Input/output
P14
P14
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×
×
N-channel
open-drain
output
0
0
0/1
1
×
ANI17
Analog
channel
1
×
×
×
×
×
×
SDA20
bidirectional
0
0
1
1


0
×
epwmo04
output
0
0
0
0

×
×
Please refer to
2.5.3
Mappable concurrent
inputs
input
0
1
×
×
×
Configure
xxPCFG
×
Please refer to
2.3.9
Mappable concurrent
output
output
0
0
0/1
0
Configure
P14CFG
×
×
Please refer to
2.3.10
Mappable bidirectional
communication
(SDA00/SDAA0/SCLA0)
bidirectional
0
0
0/1
1

Configuring
SDI00PCFG/
SDAA0PCFG/SC
LA0PCFG
×
Please refer to
2.3.9
P15
P15
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×
×
N-channel
open-drain
output
0
0
0/1
1
×
ANI18
Analog
channel
1
×
×
×
×
×
×
CLKBUZ1
output
0
0
0
0

×
×
epwmo05
output
0
0
0
0

×
×
Please refer to
2.5.3
Mappable concurrent
inputs
input
0
1
×
×
×
Configure
xxPCFG
×
Please refer to
2.3.9
Mappable concurrent
output
output
0
0
0/1
0
Configure
P15CFG
×
×
Please refer to
2.3.10
Mappable bidirectional
communication
(SDA00/SDAA0/SCLA0)
bidirectional
0
0
0/1
1

Configuring
SDI00PCFG/
SDAA0PCFG/SC
LA0PCFG
×
Please refer to
2.3.9
P16
P16
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×

N-channel
open-drain
output
0
0
0/1
1

ANI19
Analog
channel
1
×
×
×
×
×
×
TI01
input
0
1
×
×
×
×
×
TO01
output
0
0
0
0

×

SPI_MOSI
input
0
1
×
×
×
×

Please refer to
2.3.11
output
0
0
0
0
×
×
epwmo06
output
0
0
0
0

×

Please refer to
2.5.3
Mappable concurrent
inputs
input
0
1
×
×
×
Configure
xxPCFG
×
Please refer to
2.3.9
Mappable concurrent
output
output
0
0
0/1
0
Configure
P16CFG
×

Please refer to
2.3.10
Mappable bidirectional
communication
(SDA00/SDAA0/SCLA0)
bidirectional
0
0
0/1
1

Configuring
SDI00PCFG/
SDAA0PCFG/SC
LA0PCFG

Please refer to
2.3.9
P17
P17
input
0
1
×
×
×
×
×
output
0
0
0/1
0

×

N-channel
open-drain
output
0
0
0/1
1

ANI20
Analog
channel
1
×
×
×
×
×
×
TI02
input
0
1
×
×
×
×
×
TO02
output
0
0
0
0

×

SPI_MISO
input
0
1
×
×
×
×

Please refer to